전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

33989 데이터시트(PDF) 43 Page - Freescale Semiconductor, Inc

부품명 33989
상세설명  System Basis Chip with High-Speed CAN Transceiver
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33989 데이터시트(HTML) 43 Page - Freescale Semiconductor, Inc

Back Button 33989 Datasheet HTML 39Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 40Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 41Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 42Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 43Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 44Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 45Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 46Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 47Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 66 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
43
33989
TYPICAL APPLICATIONS
SUPPLEMENTAL APPLICATION NOTES
Figure 27. CAN Wake-Up
• T1(third valid CAN dominant pulse to VDD1 turn on): typ
80 µs.
• T2 and T3 identical to page 39 above
• The total time is 6.58 ms in this example.
LX with Cyclic Sense
The case below is a description of the wake-up by LX input
associated with the cyclic sense function.
Figure 28.
• T1: Is dependent on the selected cyclic sense timing in
the TIM2 register (5 ms to 400 ms). LX is sampled
•10 µs before the end of cyclic sense on time. If the LX
correct wake-up level happens just after the sample
• point, the wake-up will be detected at the next HS1
activation and a complete period is lost.
• T2: It is the same time as LX to VDD1 turn on: typ
100 µs
• T3 & T4: same as page 39
• The total time is 11.5 ms (for a cyclic sense total time of
5 ms) in this example.
WAKE-UP TIMING: STOP MODE
The following paragraphs describe the wake-up events
from stop mode, and the sequence of the signals at the SBC
level. The wake-up time described is the time from the wake-
up event to the SBC INT pin. The wake-up time is the sum of
several timings: wake-up signal detection, the INT pulse, and
a minimum delay between INT and SBC ready to operate. At
the end of the wake-up time, the SBC is ready to operate,
however the MCU might have already been in a restart
operation.
LX Wake-Up
Below is the case where the SBC is in stop mode and is
awakened by an LX positive edge
• T1(L0 high level to INT pulse): typ 100 µs.
• The total time is 133 µs in this case.
CAN
VDD1
RESET
t1
t2
t3
tCAN
RST
LX
VDD1
RESET
t2
t1
HS1
t3
t4
RST



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com