MPC8260A datasheet(6/52 Pages) FREESCALE

6 / 52 page

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 1.1

Freescale Semiconductor

Features

- Coset removing (programmable by the user)

- Filtering idle/unassigned cells (programmable by the user)

- Performing HEC error detection and single bit error correction (programmable by user)

- Generating loss of cell delineation status/interrupt (LOC/LCD)

— Operates with FCC2 (UTOPIA 8)

— Provides serial loop back mode

— Cell echo mode is provided

— Supports both FCC transmit modes

– External rate mode—Idle cells are generated by the FCC (microcode) to control data rate.

– Internal rate mode (sub-rate)—FCC transfers only the data cells using the required data rate.

The TC layer generates idle/unassigned cells to maintain the line bit rate.

— Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)

— Cell counters for performance monitoring

– 16-bit counters count

- HEC error cells

- HEC single bit error and corrected cells

- Idle/unassigned cells filtered

- Idle/unassigned cells transmitted

- Transmitted ATM cells

- Received ATM cells

– Maskable interrupt is sent to the host when a counter expires

— Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt

— May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps

are supported

•

PCI bridge (MPC8265 and MPC8266 only)

— PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz

— On-chip arbitration

— Support for PCI to 60x memory and 60x memory to PCI streaming

— PCI Host Bridge or Periphera

l capabilities

— Includes 4 DMA channels for the following transfers:

– PCI-to-60x to 60x-to-PCI

– 60x-to-PCI to PCI-to-60x

– PCI-to-60x to PCI-to-60x

– 60x-to-PCI to 60x-to-PCI

— Includes all of the configuration registers (which are automatically loaded from the EPROM

and used to configure the MPC8265) required by the PCI standard as well as message and

doorbell registers

— Supports the I2O standard

MPC8260A 데이터시트(PDF) 6 Page - Freescale Semiconductor, Inc

MPC8260A 데이터시트(HTML) 6 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

데이터시트 다운로드

링크 URL