SAF7113 datasheet(64/80 Pages) PHILIPS

64 / 80 page

2000 May 08

Philips Semiconductors

Product speciﬁcation

9-bit video input processor

SAF7113H

15.2.19 SUBADDRESS 12H

Table 49 RTS0 output control SA 12

RTS0 OUTPUT CONTROL

D3 TO D0

RTSE03 RTSE02 RTSE01 RTSE00

Reserved

0000

VIPB (subaddress 11H bit 1) = 0: reserved

0001

VIPB (subaddress 11H bit 1) = 1: LSBs of the 9-bit ADCs

GPSW0 level (subaddress 11H, bit 5)

0010

HL (horizontal lock indicator); selectable via HLSEL (subaddress 11H, bit 4)

0011

HSEL = 0: standard horizontal lock indicator

HSEL = 1: fast horizontal lock indicator (use is not recommended for

sources with unstable timebase e.g. VCRs)

VL (vertical and horizontal lock)

0100

DL (vertical and horizontal lock and colour detected)

0101

PLIN (PAL/SECAM sequence; LOW: PAL/DR line is present)

0110

HREF_HS, horizontal reference signal: indicates valid data on the

VPO-bus. The positive slope marks the beginning of a new active line.

The pulse width is dependent on the data type selected by the control

registers LCR2 to LCR24 (subaddress 41H to 57H; see Tables 4 and 61)

0111

data type 0 to 6, 8 to 15: HIGH period 1440 LLC-cycles (720 samples;

see Fig.28)

data type 7 (upsampled raw data): HIGH period programmable in LLC8

steps via HSB7 to HSB0, HSS7 to HSS0 (subaddress 06H and 07H), fine

position adjustment via HDEL1 to HDEL0 (subaddress 10H, bits 5 and 4)

HS, programmable width in LLC8 steps via HSB7 to HSB0 and

HSS7 to HSS0 (subaddress 06H and 07H), ﬁne position adjustment in

LLC2 steps via HDEL1 to HDEL0 (subaddress 10H, bits 5 and 4)

1000

HQ (HREF gated with VREF)

1001

ODD, ﬁeld identiﬁer; HIGH = odd ﬁeld; see vertical timing diagrams

Figs 29 and 30

1010

VS (vertical sync; see vertical timing diagrams Figs 29 and 30)

1011

V123 (vertical pulse; see vertical timing diagrams Figs 29 and 30)

1100

VGATE (programmable via VSTA8 to VSTA0 and VSTO8 to VSTO0,

subaddresses 15H, 16H and 17H)

1101

VREF (programmable in two positions via VRLN, subaddress 10H, bit 3)

1110

FID (position and polarity programmable via VSTA8 to VSTA0,

subaddresses 15H and 17H and FIDP, subaddress 13H bit 3)

1111

SAF7113 데이터시트(PDF) 64 Page - NXP Semiconductors

SAF7113 데이터시트(HTML) 64 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL