전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SAF7113 데이터시트(PDF) 9 Page - NXP Semiconductors

부품명 SAF7113
상세설명  9-bit video input processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAF7113 데이터시트(HTML) 9 Page - NXP Semiconductors

Back Button SAF7113 Datasheet HTML 5Page - NXP Semiconductors SAF7113 Datasheet HTML 6Page - NXP Semiconductors SAF7113 Datasheet HTML 7Page - NXP Semiconductors SAF7113 Datasheet HTML 8Page - NXP Semiconductors SAF7113 Datasheet HTML 9Page - NXP Semiconductors SAF7113 Datasheet HTML 10Page - NXP Semiconductors SAF7113 Datasheet HTML 11Page - NXP Semiconductors SAF7113 Datasheet HTML 12Page - NXP Semiconductors SAF7113 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 80 page
background image
2000 May 08
9
Philips Semiconductors
Product specification
9-bit video input processor
SAF7113H
8
FUNCTIONAL DESCRIPTION
8.1
Analog input processing
The SAF7113H offers four analog signal inputs, two
analog main channels with source switch, clamp circuit,
analog amplifier, anti-alias filter and video 9-bit CMOS
ADC; see Fig.6.
8.2
Analog control circuits
The anti-alias filters are adapted to the line-locked clock
frequency via a filter control circuit. The characteristics are
shown in Fig.3. During the vertical blanking period, gain
and clamping control are frozen.
6
V
(dB)
−42
02
4
6
8
10
12
14
f (MHz)
MGD138
−6
−12
−18
−24
−30
−36
0
Fig.3 Anti-alias filter.
8.2.1
CLAMPING
The clamp control circuit controls the correct clamping of
the analog input signals. The coupling capacitor is also
used to store and filter the clamping voltage. An internal
digital clamp comparator generates the information with
respect to clamp-up or clamp-down. The clamping levels
for the two ADC channels are fixed for luminance (120)
and chrominance (256). Clamping time in normal use is
set with the HCL pulse at the back porch of the video
signal.
8.2.2
GAIN CONTROL
The gain control circuit receives (via the I2C-bus) the static
gain levels for the two analog amplifiers or controls one of
these amplifiers automatically via a built-in Automatic Gain
Control (AGC) as part of the Analog Input Control (AICO).
The AGC (automatic gain control for luminance) is used to
amplify a CVBS or Y signal to the required signal
amplitude, matched to the ADCs input voltage range.
The AGC active time is the sync bottom of the video signal.
Signal (white) peak control limits the gain at signal
overshoots. The flow charts (see Figs 7 and 8) show more
details of the AGC. The influence of supply voltage
variation within the specified range is automatically
eliminated by clamp and automatic gain control.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com