전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SC2000 데이터시트(PDF) 10 Page - NXP Semiconductors

부품명 SC2000
상세설명  Universal Timeslot Interchange
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC2000 데이터시트(HTML) 10 Page - NXP Semiconductors

Back Button SC2000 Datasheet HTML 6Page - NXP Semiconductors SC2000 Datasheet HTML 7Page - NXP Semiconductors SC2000 Datasheet HTML 8Page - NXP Semiconductors SC2000 Datasheet HTML 9Page - NXP Semiconductors SC2000 Datasheet HTML 10Page - NXP Semiconductors SC2000 Datasheet HTML 11Page - NXP Semiconductors SC2000 Datasheet HTML 12Page - NXP Semiconductors SC2000 Datasheet HTML 13Page - NXP Semiconductors SC2000 Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 44 page
background image
2000 Sep 07
10
Philips Semiconductors
Preliminary specification
Universal Timeslot Interchange
SC2000
SCbus Loopback Mode Select (C_5):
When SCbus Mode is selected (C_4 =
0), this bit controls the SCbus loopback.
Clearing this bit to 0 disables Loopback
Mode. Setting this bit to 1 enables Loop-
back Mode.
When PEB Mode is selected (C_4 = 1)
this bit has no effect.
When loopback is enabled the expan-
sion bus timing and data bus drivers are
forced to high impedance, and the data
outputs are looped back internally to the
corresponding inputs. This mode is used
to test the SC2000 without disrupting
the operation of the SCbus.
A clock must be supplied at CLK_IN
for operation in Loopback Mode.
This bit is cleared on RESET.
PEB Module Type (C_7, C_6): When
PEB Mode is selected (C_4 = 1) this
two-bit field selects the PEB module
type.
When SCbus Mode is selected (C_4 = 0)
these bits have no effect.
These bits are cleared on RESET.
Configuration Register 2 (01H)
PEB Module Type
C_7, C_6
Operating Mode
00
Resource module without switching
01
Network module without switching
10
Resource module with switching
11
Network module with switching
Configuration Register 2
Bit
Function
0
1
2
C_8: CLK_IN Divider 0
C_9: CLK_IN Divider 1
C_10: CLK_IN Divider 2
3
C_11: SYNC_IN Format
4
5
C_12: SYNC_IN Select 0
C_13: SYNC_IN Select 1
6
7
C_14: PEB Network
Modul Timing Select 0
C_15: PEB Network
Modul Timing Select 1
Note:
Bit 0 is the LSB of the Low Byte
Data Register.
CLK_IN Divider (C_10, C_9, C_8):
This field selects the CLK_IN division
ratio used in the generation of the sys-
tem source clock.
When “CLK_IN divide by 1” and SCbus
Mode are selected and the expansion
bus timing drivers are enabled (C_10,
C_9, C_8, C_4, C_1 = 00001), then
SCLKx2* is held high and the FSYNC*
period is equal to 1 SCLK period.
These bits are cleared on RESET.
SYNC_IN Format (C_11): This bit
selects the SYNC_IN format to be either
PEB conventional or ST-BUS. If this bit
is cleared to 0 then SYNC_IN is taken to
be in the PEB conventional format. If
this bit is set to 1, SYNC_IN is taken to
be in the ST-BUS format.
In ST-BUS format the CLK_IN signal is
inverted to produce the system clock
source.
This bit is cleared on RESET.
SYNC_IN Select (C_13, C_12):This
two bit field selects the function of
the SYNC_IN input.
These bits are cleared on RESET.
PEB Network Module Timing Select
(C_15, C_14): When PEB Network
Module Mode is selected (C_6, C_4,
C_1 = 111), this two bit field selects the
module timing mode.
Otherwise these bits have no effect.
These bits are cleared on RESET.
Configuration Register 3 (02H)
CLK_IN Divider
C_10, C_9, C_8
CLK_IN Divided By
000
1
001
2
010
4
011
8
100
16
101
Reserved
110
Reserved
111
Reserved
SYNC_IN Select
C_13, C_12
SYNC_IN Function
00
Ignored
01
Frame sync
10
Ignored
11
Multi-frame sync
PEB Network Module Timing Mode
C_15, C_14
Timing Mode
00
Master
01
Master, MSYNCTfi
L_MSYNCT
10
Slave, MSYNCTfi
MSYNCR
11
Slave, SYNC_INfi
MSYNCR
Configuration Register 3
Bit
Function
0
C_16: Expansion Bus Data
Sample Position
1
C_17: Local Bus Data
Sample Position
2
C_18: SCbus Output Driver
3
C_19: SO Output Driver
4
C_20: Local Bus Framing Format
5
C_21: Message Channel
TXD Select
6
7
C_22: SERT Mux 0
C_23: SERT Mux 1
Note:
Bit 0 is the LSB of the Low Byte
Data Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com