전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STR910FAM32X6 데이터시트(PDF) 15 Page - STMicroelectronics

부품명 STR910FAM32X6
상세설명  ARM966E-S??16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR910FAM32X6 데이터시트(HTML) 15 Page - STMicroelectronics

Back Button STR910FAM32X6 Datasheet HTML 11Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 12Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 13Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 14Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 15Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 16Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 17Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 18Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 19Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 78 page
background image
STR91xFA
Functional overview
15/78
As an option, there are a number of peripherals that do not have to receive a clock sourced
from the CCU. The USB interface can receive an external clock on pin P2.7, TIM timers TIM0/
TIM1 can receive an external clock on pin P2.4, and timers TIM2/TIM3 on pin P2.5.
Figure 2.
Clock control
2.10.2 Reference clock (RCLK)
The main clock (fMSTR) can be divided to operate at a slower frequency reference clock (RCLK)
for the ARM core and all the peripherals. The RCLK provides the divided clock for the ARM
core, and feeds the dividers for the AHB, APB, External Memory Interface, and FMI units.
2.10.3 AHB clock (HCLK)
The RCLK can be divided by 1, 2 or 4 to generate the AHB clock. The AHB clock is the bus
clock for the AHB bus and all bus transfers are synchronized to this clock. The maximum HCLK
frequency is 96 MHz.
2.10.4 APB clock (PCLK)
The RCLK can be divided by 1, 2, 4 or 8 to generate the APB clock. The APB clock is the bus
clock for the APB bus and all bus transfers are synchronized to this clock. Many of the
peripherals that are connected to the AHB bus also use the PCLK as the source for external
bus data transfers. The maximum PCLK frequency is 48 MHz.
2.10.5 Flash memory interface clock (FMICLK)
The FMICLK clock is an internal clock derived from RCLK, defaulting to RCLK frequency at
power up. The clock can be optionally divided by 2. The FMICLK determines the bus bandwidth
MII_PHYCLK
25MHz
PHYSEL
X1_CPU
X1_CPU
X1_RTC
X2_RTC
EXTCLK_T0T1
EXTCLK_T2T3
USB_CLK48M
4-25MHz
48MHz
Main
OSC
RTC
OSC
fOSC
PLL
32.768 kHz
fRTC
Timer 0 & 1
fPLL
fMSTR
Master CLK
1/2
1/2
RCLK
DIV
(1,2,4,8,16,1024)
BRCLK
To UART
USBCLK
To USB
RCLK
AHB DIV
(1,2,4)
APB DIV)
(1,2,4,8)
1/2
HCLK
PCLK
FMICLK
CPUCLK
Timer 2 & 3
1/2
EMI_BCLK
JRTCLK
RTCSEL
32.768 kHz
External clock
External clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com