전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SZF2002 데이터시트(PDF) 17 Page - NXP Semiconductors

부품명 SZF2002
상세설명  Low voltage 8-bit microcontroller with 6-kbyte embedded RAM
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SZF2002 데이터시트(HTML) 17 Page - NXP Semiconductors

Back Button SZF2002 Datasheet HTML 13Page - NXP Semiconductors SZF2002 Datasheet HTML 14Page - NXP Semiconductors SZF2002 Datasheet HTML 15Page - NXP Semiconductors SZF2002 Datasheet HTML 16Page - NXP Semiconductors SZF2002 Datasheet HTML 17Page - NXP Semiconductors SZF2002 Datasheet HTML 18Page - NXP Semiconductors SZF2002 Datasheet HTML 19Page - NXP Semiconductors SZF2002 Datasheet HTML 20Page - NXP Semiconductors SZF2002 Datasheet HTML 21Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 76 page
background image
1998 Aug 26
17
Philips Semiconductors
Product specification
Low voltage 8-bit microcontroller with
6-kbyte embedded RAM
SZF2002
11 I/O FACILITIES
11.1
Ports
The SZF2002 has 24 I/O lines: ports P1, P3 and P4 of
which ports P1 and P3 are bit addressed (P0 and P2 are
always used as address/data bus). Ports 0 to 4 have the
following alternative functions:
Port 0 Used internally.
Port 1 Used for a number of special functions:
• Provides the inputs for the external interrupts:
INT2 to INT8
• The I2C-bus interface: SCL and SDA
• Counter inputs: T2 and T2EX.
Port 2 Used internally.
Port 3 Pins can be configured individually to provide:
• External interrupt request inputs: INT1 and INT0
• Counter input: T1 and T0
• UART input and output: RXD and TXD.
Port 4 Provides chip select for external data memory:
RAMCE.
To enable a port pin alternative function, the port bit latch
in its SFR must contain a logic 1.
Each port consists of a latch (SFRs P0 to P4), an output
driver and input buffer. Ports 1, 3 and 4 have internal
pull-ups (except P1.6 and P1.7). Figure 8 shows that the
strong transistor ‘p1’ is turned on for only 2 clock periods
after a LOW-to-HIGH transition in the port latch. When on,
it turns on ‘p3’ (a weak pull-up) through the inverter. This
inverter and ‘p3’ form a latch which holds the logic 1.
In Port 0 the pull-up ‘p1’ is only on when emitting logic 1s
for external memory access.
11.2
Port configuration
The port pins (except for P1.6 and P1.7) are configured as
shown in Fig.8. This is a quasi-bidirectional I/O with
pull-up. The strong booster pull-up ‘p1’ is turned on for one
clock period after a LOW-to-HIGH transition in the port
latch. All port pins will be set to HIGH during reset.
Fig.8 Port configuration.
handbook, full pagewidth
MBK456
p1
p2
p3
input data
read port pin
2 clock
periods
n
strong pull-up
I/O pin
VDD
Q
from port latch
INPUT
BUFFER



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com