STPMIC25 datasheet(28/145 Pages) STMICROELECTRONICS

28 / 145 page

Figure 4. LDO1 input supply mux

BUCK4IN

PGND4

VLX4

VOUT4

VDDIO

VIN

(VIN from 2.8V to 5.5V DC)

LDO1

LDO2

LDO1OUT

LDO2OUT

VOUT_LDO1

LDO12IN

VOUT_LDO2

(to Flash Memory

or system device)

(fixed 1.8V to

MPU VDDA18AON)

SUPPLY

MUX

christophe belet

ST Microelectronics

BUCK4

(SMPS)

4.2.3

LDO3's special features

The LDO3 is a multipurpose LDO with three operating modes:

•

Normal mode – LDO3 works as general purpose LDO as well as LDO2, 5, 6, 7, and 8.

•

Bypass mode – LDO3 operates as a power switch as well as LDO2, 5, 6, 7, and 8.

•

Sink-source mode – LDO3 can regulate the output voltage working in sink source mode. This mode is

dedicated to supply the termination of DDR3/DDR3L or DDR4 IC memories with fixed output voltage. If

LDO3 is used in this mode, LDO3IN must be powered from the output of BUCK6 (See Figure 6). The

output voltage is fixed and follows VOUT6/2 even during the BUCK6 ramp-up and ramp-down phases. The

overcurrent limitation works both during sink and source output current modes.

4.2.4

LDO4's special features

LDO4 has two power sources: VIN and VBUS (see Figure 1). The selection among these two power inputs is

automatic. In other words, no user intervention is needed. The internal circuit continuously monitors voltage levels

on these pins and selects the input source having the highest input voltage.

LDO4 can be dedicated to supply USB HS analog PHY power domain and USB Type-C power delivery PHY

applications.

The LDO4 output voltage is fixed at 3.3 V.

4.2.5

REFDDR's special features

Like LDO3, the VREFDDR (DDR reference voltage) is a sink-source LDO. It is dedicated to supply the reference

voltage (VREF) pin of lpDDR3, DDR3, DDR3L, lpDDR4 and DDR4 memories.

The VREFDDR output voltage is fixed at VOUT6/². The input of VREFDDR is internally connected to VOUT6.

In the case that BUCK6 is enabled/disabled when VREFDDR is enabled, the output of the VREFDDR follows the

BUCK6 startup/shutdown output voltage behavior, while maintaining VOUT6/².

STPMIC25

Power regulator descriptions

DS14278 - Rev 3

page 28/145

STPMIC25 데이터시트(PDF) 28 Page - STMicroelectronics

STPMIC25 데이터시트(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL