| 전자부품 데이터시트 검색엔진 |
|
M65KA512AB 데이터시트(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M65KA512AB 데이터시트(HTML) 6 Page - STMicroelectronics |
|
6 / 55 page ![]() Description M65KA512AB 6/55 1 Description The M65KA512AB is a 512 Mbit Low Power Synchronous DRAM (SDRAM). The memory array is organized as 4 Banks of 8,388,608 words of 16 bits each. The LPSDRAM achieves low power consumption and high-speed data transfer using the pipeline architecture. The device architecture is illustrated in Figure 2: Functional block diagram. It uses Burst mode to read and write data. It is capable of one, two, four, eight-word and full-page, sequential and interleaved Burst. To minimize current consumption during self-refresh operations, the M65KA512AB includes three mechanisms configured via the Extended Mode Register: ● Automatic Temperature Compensated Self Refresh (ATCSR) used to adapt the refresh time according to the operating temperature (see Table 5: Extended mode Register definition) ● Partial Array Self Refresh (PASR) performs a limited refresh of part of the PSRAM memory array. This area can be configured to half bank, a quarter of bank, one bank, two banks or all banks. This mechanism allows to reduce the device Standby current by refreshing only the part of the memory array that contains essential data. ● The Deep Power-Down (DPD) mode completely halts the refresh operation and achieves minimum current consumption by cutting off the supply voltage from the whole memory array. The device is programmable through two registers, the Mode Register and the Extended Mode Register: ● The Mode Register is used to select the CAS Latency, the Burst Type (sequential, interleaved) and the Burst Length (1-, 2-, 4-, 8-word width or full page) through programming the A6 to A4 bits, the A3 bit and the A2 to A0 bits, respectively (see Table 4). ● The Extended Mode Register is used to program the low-power features (PASR, ATCSR) and Driver Strength) to reduce the current consumption during the Self Refresh operations. For more details, refer to Table 5: Extended mode Register definition, and to Section 4.2: Extended Mode Register Set command. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |