| 전자부품 데이터시트 검색엔진 |
|
M65KA512AB 데이터시트(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M65KA512AB 데이터시트(HTML) 29 Page - STMicroelectronics |
|
29 / 55 page ![]() M65KA512AB DC and ac parameters 29/55 Table 13. AC characteristics 2 Symbol Alt. Parameter M65KA512ABM65KA51 2AB Unit Min. Max. tDPL Delay Time, Write Command to Data Input 2 - (1) tDAL Data Input Valid to Precharge Command CAS Latency = 2 2*tCK + 22.5 -ns CAS Latency = 3 - ns tMRD tRSC Mode Register Set Cycle Time 2 - (1) tRC (2) RAS Cycle Time (normal operation) 90 - ns tRC RAS Cycle Time (refresh operation) 112.5 - ns tRC2 RAS Cycle Time (Self Refresh Exit to Refresh or Bank/Row Activate Command) 120 - ns tRCD Delay Time, RAS Active to CAS Active 27.5 - ns tRAS RAS Active Time 60 120000 ns tRP RAS Precharge Time 22.5 - ns tRRD Delay Time, RAS Active to RAS Bank Active 2 - (1) tREF Refresh Time - 64 ms tT Input Transition Time between VIL and VIH 0.5 30 ns 1. The unit is the system Clock cycle time. 2. A new command can be issued tRC after the Self Refresh mode is exited. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |