SCF5249VM140 datasheet(42/56 Pages) FREESCALE

42 / 56 page

SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3

Electrical Characteristics

Freescale Semiconductor

Figure 14. I2C and System Clock Timing Relationship

Table 28. I2C Output Bus Timings

Num

Characteristic

Units

Min

Max

M103

SCL, SDA Valid to SCLK (input setup)

tbd

—

nSec

M11

SCLK to SCL, SDA Invalid (input hold)

tbd

—

nSec

M121

SCLK to SCL, SDA Low (output valid)

—

tbd

nSec

M132

SCLK to SCL, SDA Invalid (output hold)

tbd

—

nSec

Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, this

specification applies only when SCL or SDA are driven low by the processor. The time required for SCL or

SDA to reach a high level depends on external signal capacitance and pull-up resistor values.

Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, this

specification applies only when SCL or SDA are actively being driven or held low by the processor.

SCL and SDA are internally synchronized.This setup time must be met only if recognition on a particular

clock is required.

Table 29. General-Purpose I/O Port AC Timing Specifications

Num

Characteristic

Units

Min

Max

GPIO Valid to SCLK (input setup)

tbd

—

nSec

SCLK to GPIO Invalid (input hold)

tbd

—

nSec

SCLK

SCL, SDA IN

SCL, SDA OUT

M10

M11

M12

M13

SCF5249VM140 데이터시트(PDF) 42 Page - Freescale Semiconductor, Inc

SCF5249VM140 데이터시트(HTML) 42 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

데이터시트 다운로드

링크 URL