ST7LITE49M datasheet(89/188 Pages) STMICROELECTRONICS

89 / 188 page

ST7LITE49M

On-chip peripherals

89/188

Since the Input Capture flags (ICF) for both timers (AT4 timer and LT timer) are set when

signal transition occurs, software must mask one interrupt by clearing the corresponding

ICIE bit before setting the ICS bit.

If the ICS bit changes (from 0 to 1 or from 1 to 0), a spurious transition might occur on the

Input Capture signal because of different values on LTIC and ATIC. To avoid this situation, it

is recommended to do as follows:

First, reset both ICIE bits.

Then set the ICS bit.

Reset both ICF bits.

And then set the ICIE bit of desired interrupt.

Computing a pulse length in long Input Capture mode is not straightforward since both

timers are used. The following steps are required:

At the first Input Capture on the rising edge of the pulse, we assume that values in the

registers are the following:

–

LTICR = LT1

–

ATICRH = ATH1

–

ATICRL = ATL1

–

Hence ATICR1 [11:0] = ATH1 & ATL1. Refer to Figure 48 on page 90.

At the second Input Capture on the falling edge of the pulse, we assume that the values

in the registers are as follows:

–

LTICR = LT2

–

ATICRH = ATH2

–

ATICRL = ATL2

–

Hence ATICR2 [11:0] = ATH2 & ATL2.

Now pulse width P between first capture and second capture is given by:

where N is the number of overflows of 12-bit CNTR1.

decimal

LT1

–

LT2

()

0.004ms

decimal FFF

() N ATICR2 ATICR1

–

() 1ms

ST7LITE49M 데이터시트(PDF) 89 Page - STMicroelectronics

ST7LITE49M 데이터시트(HTML) 89 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL