전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST7LITE49M 데이터시트(PDF) 145 Page - STMicroelectronics

부품명 ST7LITE49M
상세설명  8-bit MCU with single voltage Flash memory data EEPROM, ADC, 8/12-bit timers, and I²C interface
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITE49M 데이터시트(HTML) 145 Page - STMicroelectronics

Back Button ST7LITE49M Datasheet HTML 141Page - STMicroelectronics ST7LITE49M Datasheet HTML 142Page - STMicroelectronics ST7LITE49M Datasheet HTML 143Page - STMicroelectronics ST7LITE49M Datasheet HTML 144Page - STMicroelectronics ST7LITE49M Datasheet HTML 145Page - STMicroelectronics ST7LITE49M Datasheet HTML 146Page - STMicroelectronics ST7LITE49M Datasheet HTML 147Page - STMicroelectronics ST7LITE49M Datasheet HTML 148Page - STMicroelectronics ST7LITE49M Datasheet HTML 149Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 188 page
background image
ST7LITE49M
Electrical characteristics
145/188
13.3
Operating conditions
13.3.1
General operating conditions
TA = -40 to +125 °C unless otherwise specified.
Figure 62.
fCPU maximum operating frequency versus VDD supply voltage
13.3.2
Operating conditions with Low Voltage Detector (LVD)
TA = -40 to 125 °C unless otherwise specified.
,
Table 68.
General operating conditions
Symbol
Parameter
Conditions
Min
Max
Unit
VDD
Supply voltage
fCPU = 4 MHz. max.
2.4
5.5
V
fCPU = 8 MHz. max.
3.3
5.5
fCPU
CPU clock frequency
3.3 V
≤ V
DD≤5.5 V
up to 8
MHz
2.4 V
≤V
DD<3.3 V
up to 4
fCPU [MHz]
SUPPLY VOLTAGE [V]
8
4
2
0
2.0
2.4
3.3
3.5
4.0
4.5
5.0
FUNCTIONALITY
NOT GUARANTEED
IN THIS AREA
5.5
FUNCTIONALITY
GUARANTEED
IN THIS AREA
(UNLESS OTHERWISE
STATED IN THE
TABLES OF
PARAMETRIC DATA)
2.7
Table 69.
Operating characteristics with LVD
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIT+(LVD)
Reset release threshold
(VDD rise)
High Threshold
Med. Threshold
Low Threshold
3.9
3.2
2.5
4.2
3.5
2.7
4.5
3.8
3.0
V
VIT-(LVD)
Reset generation threshold
(VDD fall)
High Threshold
Med. Threshold
Low Threshold
3.7
3.0
2.4
4.0
3.3
2.6
4.3
3.6
2.9
Vhys
LVD voltage threshold hysteresis
VIT+(LVD)-VIT-(LVD)
150
mV
VtPOR
VDD rise time rate
(1)(2)
1.
Not tested in production. The VDD rise time rate condition is needed to ensure a correct device power-on
and LVD reset release. When the VDD slope is outside these values, the LVD may not release properly the
reset of the MCU.
2.
Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur in the
application, it is recommended to pull VDD down to 0V to ensure optimum restart conditions. Refer to circuit
example in Figure 96 on page 171.
2
µs/V
IDD(LVD)
LVD/AVD current consumption
VDD = 5 V
80
140
µA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com