| 전자부품 데이터시트 검색엔진 |
|
MCP3021 데이터시트(PDF) 16 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3021 데이터시트(HTML) 16 Page - Microchip Technology |
|
16 / 26 page ![]() MCP3021 DS21805A-page 16 2003 Microchip Technology Inc. 5.2 Device Addressing The address byte is the first byte received following the START condition from the master device. The first part of the control byte consists of a 4-bit device code, which is set to 1001 for the MCP3021. The device code is followed by three address bits: A2, A1 and A0. The default address bits are 101 (contact the Microchip fac- tory for additional address bit options).The address bits allow up to eight MCP3021 devices on the same bus and are used to determine which device is accessed. The eighth bit of the slave address determines if the master device wants to read conversion data or write to the MCP3021. When set to a ‘1’, a read operation is selected. When set to a ‘0’, a write operation is selected. There are no writable registers on the MCP3021, therefore, this bit must be set to a ’1’ to initiate a conversion. The MCP3021 is a slave device that is compatible with the 2-wire I2C serial interface protocol. A hardware connection diagram is shown in Figure 6-2. Communi- cation is initiated by the microcontroller (master device), which sends a START bit followed by the address byte. On completion of the conversion(s) performed by the MCP3021, the microcontroller must send a STOP bit to stop the communication. The last bit in the device address byte is the R/W bit. When this bit is a logic ‘1’, a conversion will be exe- cuted. Setting this bit to logic ‘0’ will also result in an “acknowledge” (ACK) from the MCP3021, with the device then releasing the bus. This can be used for device polling (refer to Section 6.3, “Device Polling”). FIGURE 5-2: Device Addressing. 5.3 Executing a Conversion This section will describe the details of communicating with the MCP3021 device. Initiating the sample and hold acquisition, reading the conversion data and executing multiple conversions will be discussed. 5.3.1 INITIATING THE SAMPLE AND HOLD The acquisition and conversion of the input signal begins with the falling edge of the R/W bit of the address byte. At this point, the internal clock initiates the sample, hold and conversion cycle, all of which are internal to the ADC. FIGURE 5-3: Initiating the Conversion, Address Byte. FIGURE 5-4: Initiating the Conversion, Continuous Conversions. START READ/WRITE SLAVE ADDRESS R/W A 1 0 0 1 1 0 1 Address Bits1 1 Contact Microchip for additional address bits. Device Code 1234 56 7 8 9 SCL SDA 1 0 0 1 A2 A1 A0 R/W Start Bit Address Byte Address bits Device bits tACQ + tCONV is initiated here SCL SDA D1 D0 X Lower Data Byte (n) tACQ + tCONV is initiated here D4 D3 D2 X D5 D6 17 18 19 20 21 22 23 24 25 26 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |