전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MCP3021 데이터시트(PDF) 17 Page - Microchip Technology

부품명 MCP3021
상세설명  Low Power 10-Bit A/D Converter With I2C??Interface
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3021 데이터시트(HTML) 17 Page - Microchip Technology

Back Button MCP3021 Datasheet HTML 13Page - Microchip Technology MCP3021 Datasheet HTML 14Page - Microchip Technology MCP3021 Datasheet HTML 15Page - Microchip Technology MCP3021 Datasheet HTML 16Page - Microchip Technology MCP3021 Datasheet HTML 17Page - Microchip Technology MCP3021 Datasheet HTML 18Page - Microchip Technology MCP3021 Datasheet HTML 19Page - Microchip Technology MCP3021 Datasheet HTML 20Page - Microchip Technology MCP3021 Datasheet HTML 21Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 26 page
background image
 2003 Microchip Technology Inc.
DS21805A-page 17
MCP3021
The input signal will initially be sampled with the first
falling edge of the clock following the transmission of a
logic-high R/W bit. Additionally, with the rising edge of
the SCL, the ADC will transmit an acknowledge bit
(ACK = 0). The master must release the data bus dur-
ing this clock pulse to allow the MCP3021 to pull the
line low (refer to Figure 5-3).
For consecutive samples, sampling begins on the last
bit of the lower data byte. Refer to Figure 5-6 for timing
diagram.
5.3.2
READING THE CONVERSION DATA
After the MCP3021 acknowledges the address byte,
the device will transmit four ‘0’ bits followed by the
upper four data bits of the conversion. The master
device will then acknowledge this byte with an
ACK = low. With the following six clock pulses, the
MCP3021 will transmit the lower six data bits from the
conversion. The last two bits are “don’t cares”, and do
not contain valid data. The master then sends an
ACK = high, indicating to the MCP3021 that no more
data is requested. The master can then send a stop bit
to end the transmission.
FIGURE 5-5:
Executing a Conversion.
5.3.3
CONSECUTIVE CONVERSIONS
For consecutive samples, sampling begins on the fall-
ing edge of the last bit of the lower data byte. See
Figure 5-6 for timing.
FIGURE 5-6:
Continuous Conversion.
SDA
S
T
A
R
T
S
T
O
P
A
C
K
tACQ + tCONV is
initiated here
Address Byte
Address bits
Device bits
1 001 A
R/
W
Upper Data Byte
000 0 DD D
A
C
K
Lower Data Byte
N
A
K
S
P
9 8
2
A
1
A
0
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0X X
123 456 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
SCL
SDA
fSAMP = 22.3 ksps (fCLK = 400 kHz)
A
C
K
tACQ + tCONV is
initiated here
Address Byte
Address bits
Device bits
100 1 A2 A1 A0
R
/
W
Upper Data Byte (n)
A
C
K
Lower Data Byte (n)
A
C
K
S
tACQ + tCONV is
initiated here
00 0 0 D DD
98 7
D
6
D
5
D
4
D
3
D
2
D
1
D
0X X
123 456 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
SCL
S
T
A
R
T
0
28



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com