전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADAU1361BCPZ-R7 데이터시트(PDF) 51 Page - Analog Devices

부품명 ADAU1361BCPZ-R7
상세설명  Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADAU1361BCPZ-R7 데이터시트(HTML) 51 Page - Analog Devices

Back Button ADAU1361BCPZ-R7 Datasheet HTML 47Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 48Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 49Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 50Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 51Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 52Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 53Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 54Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 55Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 78 page
background image
Data Sheet
ADAU1361
CONTROL REGISTERS
analog.com
Rev. E | 51 of 78
Table 38. ALC Control 0 Register (Continued)
Bits
Bit Name
Description
10
96 ms
11
Off
[5:3]
ALCMAX[2:0]
The maximum ALC gain sets a limit to the amount of gain that the ALC can provide to the input signal. This protects small signals from
excessive amplification.
Setting
Maximum ALC Gain
000
−12 dB (default)
001
−6 dB
010
0 dB
011
6 dB
100
12 dB
101
18 dB
110
24 dB
111
30 dB
[2:0]
ALCSEL[2:0]
ALC select. These bits set the channels that are controlled by the ALC. When set to right only, the ALC responds only to the right channel
input and controls the gain of the right PGA amplifier only. When set to left only, the ALC responds only to the left channel input and controls
the gain of the left PGA amplifier only. When set to stereo, the ALC responds to the greater of the left or right channel and controls the gain
of both the left and right PGA amplifiers. These bits must be off if manual control of the volume is desired.
Setting
Channels
000
Off (default)
001
Right only
010
Left only
011
Stereo
100
Reserved
101
Reserved
110
Reserved
111
Reserved
R12: ALC Control 1, 16,402 (0x4012)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
ALCHOLD[3:0]
ALCTARG[3:0]
Table 39. ALC Control 1 Register
Bits
Bit Name
Description
[7:4]
ALCHOLD[3:0]
ALC hold time. The ALC hold time is the amount of time that the ALC waits after a decrease in input level before increasing the gain to
achieve the target level. The recommended minimum setting is 21 ms (0011) to prevent distortion of low frequency signals. The hold time
doubles with every 1-bit increase.
Setting
Hold Time
0000
2.67 ms (default)
0001
5.34 ms
0010
10.68 ms
0011
21.36 ms
0100
42.72 ms
0101
85.44 ms
0110
170.88 ms
0111
341.76 ms
1000
683.52 ms
1001
1.367 sec
1010
2.7341 sec



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com