전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADAU1361BCPZ-R7 데이터시트(PDF) 64 Page - Analog Devices

부품명 ADAU1361BCPZ-R7
상세설명  Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADAU1361BCPZ-R7 데이터시트(HTML) 64 Page - Analog Devices

Back Button ADAU1361BCPZ-R7 Datasheet HTML 60Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 61Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 62Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 63Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 64Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 65Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 66Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 67Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 68Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 78 page
background image
Data Sheet
ADAU1361
CONTROL REGISTERS
analog.com
Rev. E | 64 of 78
Table 61. Playback Pop/Click Suppression Register (Continued)
Bits
Bit Name
Description
10
85 ms
11
Off
R35: Playback Power Management, 16,425 (0x4029)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
HPBIAS[1:0]
DACBIAS[1:0]
PBIAS[1:0]
PREN
PLEN
Table 62. Playback Power Management Register
Bits
Bit Name
Description
[7:6]
HPBIAS[1:0]
Headphone bias control.
Setting
Headphone Bias Control
00
Normal operation (default)
01
Extreme power saving
10
Enhanced performance
11
Power saving
[5:4]
DACBIAS[1:0]
DAC bias control.
Setting
DAC Bias Control
00
Normal operation (default)
01
Extreme power saving
10
Enhanced performance
11
Power saving
[3:2]
PBIAS[1:0]
Playback path channel bias control.
Setting
Playback Path Bias Control
00
Normal operation (default)
01
Reserved
10
Enhanced performance
11
Power saving
1
PREN
Playback right channel enable.
0 = disabled (default).
1 = enabled.
0
PLEN
Playback left channel enable.
0 = disabled (default).
1 = enabled.
R36: DAC Control 0, 16,426 (0x402A)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DACMONO[1:0]
DACPOL
Reserved
DEMPH
DACEN[1:0]
Table 63. DAC Control 0 Register
Bits
Bit Name
Description
[7:6]
DACMONO[1:0]
DAC mono mode. The DAC channels can be set to mono mode within the DAC and output on the left channel, the right channel, or both
channels.
Setting
Mono Mode
00
Stereo (default)
01
Left channel in mono mode
10
Right channel in mono mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com