전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

4571 데이터시트(PDF) 22 Page - Renesas Technology Corp

부품명 4571
상세설명  SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4571 데이터시트(HTML) 22 Page - Renesas Technology Corp

Back Button 4571 Datasheet HTML 18Page - Renesas Technology Corp 4571 Datasheet HTML 19Page - Renesas Technology Corp 4571 Datasheet HTML 20Page - Renesas Technology Corp 4571 Datasheet HTML 21Page - Renesas Technology Corp 4571 Datasheet HTML 22Page - Renesas Technology Corp 4571 Datasheet HTML 23Page - Renesas Technology Corp 4571 Datasheet HTML 24Page - Renesas Technology Corp 4571 Datasheet HTML 25Page - Renesas Technology Corp 4571 Datasheet HTML 26Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 126 page
background image
Rev.1.02
May 25, 2007
Page 22 of 124
REJ03B0179-0102
4571 Group
(1) External 0 interrupt request flag (EXF0)
External 0 interrupt request flag (EXF0) is set to “1” when a
valid waveform is input to P20/INT0 pin.
The valid waveforms causing the interrupt must be retained at
their level for 4 clock cycles or more of the system clock (Refer
to Figure 22).
The state of EXF0 flag can be examined with the skip instruction
(SNZ0). Use the interrupt control register V1 to select the
interrupt or the skip instruction. The EXF0 flag is cleared to “0”
when an interrupt occurs or when the next instruction is skipped
with the skip instruction.
• External 0 interrupt activated condition
External 0 interrupt activated condition is satisfied when a
valid waveform is input to P20/INT0 pin.
The valid waveform can be selected from rising waveform,
falling waveform or both rising and falling waveforms. An
example of how to use the external 0 interrupt is as follows.
(1) Set the bit 3 of register I1 to “1” for the INT0 pin to be in the
input enabled state.
(2) Select the valid waveform with the bits 1 and 2 of register
I1.
(3) Clear the EXF0 flag to “0” with the SNZ0 instruction.
(4) Set the NOP instruction for the case when a skip is
performed with the SNZ0 instruction.
(5) Set both the external 0 interrupt enable bit (V10) and the
INTE flag to “1.”
The external 0 interrupt is now enabled. Now when a valid
waveform is input to the P20/INT0 pin, the EXF0 flag is set to
“1” and the external 0 interrupt occurs.
(2) External 1 interrupt request flag (EXF1)
External 1 interrupt request flag (EXF1) is set to “1” when a
valid waveform is input to P21/INT1 pin.
The valid waveforms causing the interrupt must be retained at
their level for 4 clock cycles or more of the system clock (Refer
to Figure 22).
The state of EXF1 flag can be examined with the skip instruction
(SNZ1). Use the interrupt control register V1 to select the
interrupt or the skip instruction. The EXF1 flag is cleared to “0”
when an interrupt occurs or when the next instruction is skipped
with the skip instruction.
• External 1 interrupt activated condition
External 1 interrupt activated condition is satisfied when a
valid waveform is input to P21/INT1 pin.
The valid waveform can be selected from rising waveform,
falling waveform or both rising and falling waveforms. An
example of how to use the external 1 interrupt is as follows.
(1) Set the bit 3 of register I2 to “1” for the INT1 pin to be in the
input enabled state.
(2) Select the valid waveform with the bits 1 and 2 of register
I2.
(3) Clear the EXF1 flag to “0” with the SNZ1 instruction.
(4) Set the NOP instruction for the case when a skip is
performed with the SNZ1 instruction.
(5) Set both the external 1 interrupt enable bit (V11) and the
INTE flag to “1.”
The external 1 interrupt is now enabled. Now when a valid
waveform is input to the P21/INT1 pin, the EXF1 flag is set to
“1” and the external 1 interrupt occurs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com