CS4525 datasheet(74/98 Pages) CIRRUS

74 / 98 page

DS726PP1

CS4525

only be changed while all modulators and associated logic are in the power-down state (the PDnAll bit is

set). Attempts to write these bits while the PDnAll bit is cleared will be ignored. See “PWM Channel Delay”

on page 55 for more information.

9.5

Foldback and Ramp Configuration (Address 05h)

9.5.1

Select VP Level (SelectVP)

Default = 1

Function:

Adjusts the PWM modulation index to maximize output power for applications with a nominal VP voltage

of less than or equal to 14 V. This bit must remain set for applications with a nominal VP voltage greater

than 14 V.

9.5.2

Enable Thermal Foldback (EnTherm)

Default = 0

Function:

Enables the thermal foldback feature. See “Thermal Foldback” on page 40 for more information.

9.5.3

Lock Foldback Adjust (LockAdj)

Default = 0

Function:

Controls the operation of the foldback lock adjustment feature. See “Thermal Foldback” on page 40 for

more information.

OutputDly[3:0] Setting

Output Delay in Input Clock Source Cycles

0000 ....................................0 - No Delay

0001 ....................................1

0010 ....................................2

....................................

1000 ....................................8

....................................

1111 .....................................15 - Max Delay

543

SelectVP

EnTherm

LockAdj

AttackDly1

AttackDly0

EnFloor

RmpSpeed1

RmpSpeed0

SelectVP Setting

Selected VP Level

0 ..........................................VP

≤ 14 Volts

1 ..........................................VP

> 14 Volts.

EnTherm Setting

Thermal Foldback State

0 ..........................................Disabled.

1 ..........................................Enabled.

LockAdj Setting

Foldback Adjustment Lock State

0 ..........................................Attenuation lock disabled.

1 ..........................................Attenuation lock enabled.

CS4525 데이터시트(PDF) 74 Page - Cirrus Logic

CS4525 데이터시트(HTML) 74 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

데이터시트 다운로드

링크 URL