STAC9752 datasheet(76/95 Pages) IDT

76 / 95 page

STAC9752/9753

TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING

IDT™

STAC9752/9753

REV 3.3 1206

TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING

8.4.8.

Revision Code (6Ch)

To access Register 6Ch, Page 00h must be selected in Register 24h.

Default: 00xxh

8.4.9.

Analog Special (6Eh)

To access Register 6Eh, Page 00h must be selected in Register 24h.

Default: 1000h

D15

D14

D13

D12

D11

D10

MINORREV

MAJORREV

Bit(s) Reset Value

Name

Description

15:8

00h

MINORREV

Minor Revision ID. These bits are read only and will be updated based on minor

device changes which will not require software changes.

7:0

xxh

MAJORREV

Major Revision ID. These bits are read only and will be updated based on major

device changes.

D15

D14

D13

D12

D11

D10

RESERVED

AC97MIX

RESERVED

RSVD

MUTEFIX

DISABLE

ADCSLT1

ADCSLT0

RSVD

MIC GAIN

VAL

SPLYOVR EN

SPLYOVR VAL

Bit(s) Reset Value

Name

Description

15:13

RESERVED

Bits not used, should read back 0

AC97MIX

0 = Mixer record contains a mix of all mono and stereo analog input signals,

not the DAC (ALL ANALOG mode).

1 = Mixer record contains a mix of all mono and stereo analog input signals

plus the DAC signal (AC’97 mode).

This bit only has an effect when either Stereo Mix or Mono Mix is selected as

the record source in Reg 1Ah.

The “ALL” mode is useful in conjunction with the POP BYPASS mode (Reg

20h; D15) to record all analog sources, perform further processing in the

digital domain, including combining with other PCM data, and routing through

the DACs directly to Line Out, Headphone Out, or Mono Out.

A Stereo Mix recording will be affected by the setting of the 3D Effects bit

(Reg 20h; D13)

11:7

RESERVED

Bits not used, should read back 0

MUTEFIX

DISABLE

0 = MUTE FIX Enabled

1 = MUTE FIX Disabled

When this bit is zero, and either channel is set to -46.5dB attenuation (1Fh),

then that channel is fully muted. When this bit is one, then operation is per

AC’97 specification.

5:4

ADCSLT1:0

Select slots for ADC data on ACLINK

00 = Left slot 3, right slot 4

01 = Left slot 7, right slot 8

10 = Left slot 6, right slot 9

11 = Left slot 10, right slot 11

STAC9752 데이터시트(PDF) 76 Page - Integrated Device Technology

STAC9752 데이터시트(HTML) 76 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

데이터시트 다운로드

링크 URL