전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM5366-PI 데이터시트(PDF) 42 Page - PMC-Sierra, Inc

부품명 PM5366-PI
상세설명  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PMC [PMC-Sierra, Inc]
홈페이지  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366-PI 데이터시트(HTML) 42 Page - PMC-Sierra, Inc

Back Button PM5366-PI Datasheet HTML 38Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 39Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 40Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 41Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 42Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 43Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 44Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 45Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 46Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
30
Pin Name
Type
Pin
No.
Function
DS3 and E3 System Side Interface
RGAPCLK/RSCLK
[3]
RGAPCLK/RSCLK
[2]
RGAPCLK/RSCLK
[1]
Output H4
L3
N3
Framer Recovered Gapped Clock (RGAPCLK[3:1]).
RGAPCLK[3:1] are valid when the TEMAP-84 is
configured as DS3 or E3 framers by setting the
OPMODE_SPEx[2:0] bits in the SPE Configuration
registers and the RXGAPEN bit in the DS3 and E3
Master Unchannelized Interface Options register.
RGAPCLK[x] is the recovered clock and timing
reference for RDATO[x]. RGAPCLK[3:1] are held
either high or low during bit positions which correspond
to overhead.
Framer Recovered Clock (RSCLK[3:1]). RSCLK[3:1]
are valid when the TEMAP-84 is configured as DS3 or
E3 framers by setting the OPMODE_SPEx[2:0] bits in
the SPE Configuration registers.
RSCLK[3:1] are the recovered clocks and timing
references for RDATO[3:1], RFPO/RMFPO[3:1], and
ROVRHD[3:1].
RDATO[3]
RDATO[2]
RDATO[1]
Output H2
K4
N2
Framer Receive Data (RDATO[3:1]). RDATO[3:1] are
valid when the TEMAP-84 is configured as DS3 or E3
framers by setting the OPMODE_SPEx[2:0] bits in the
SPE Configuration registers. RDATO[3:1] are the
received data aligned to RFPO/RMFPO[3:1] and
ROVRHD[3:1].
RDATO[3:1] are updated on either the falling or rising
edge of the associated RGAPCLK or RSCLK,
depending on the value of the RSCLKR bit in the DS3
and E3 Master Unchannelized Interface Options
register. By default, RDATO[3:1] will be updated on
the falling edge of the associated RGAPCLK[3:1] or
RSCLK[3:1].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com