PM7366-PI datasheet(143/286 Pages) PMC

143 / 286 page

RELEASED

PM7366 FREEDM-8

DATA SHEET

PMC-1970930

ISSUE 4

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

130

Bit

Type

Function

Default

Bit 31 to

Bit 16

Unused

XXXXH

Bit 15

R/W

MAX[15]

Bit 14

R/W

MAX[14]

Bit 13

R/W

MAX[13]

Bit 12

R/W

MAX[12]

Bit 11

R/W

MAX[11]

Bit 10

R/W

MAX[10]

Bit 9

R/W

MAX[9]

Bit 8

R/W

MAX[8]

Bit 7

R/W

MAX[7]

Bit 6

R/W

MAX[6]

Bit 5

R/W

MAX[5]

Bit 4

R/W

MAX[4]

Bit 3

R/W

MAX[3]

Bit 2

R/W

MAX[2]

Bit 1

R/W

MAX[1]

Bit 0

R/W

MAX[0]

This register configures the maximum legal HDLC packet byte length.

Note

This register is not byte addressable. Writing to this register modifies all the bits in the register.

Byte selection using byte enable signals (CBEB[3:0]) are not implemented. However, when all

four byte enables are negated, no access is made to this register.

MAX[15:0]:

The maximum HDLC packet length (MAX[15:0]) configures the FREEDM-8 to reject HDLC

packets longer than a maximum size when LENCHK is set high. Receive packets with total

length, including address, control, information and FCS fields, greater than MAX[15:0] bytes

are aborted. When LENCHK is set low, aborts are not generated regardless of packet length

and MAX[15:0] must be set to 'hFFFF.

PM7366-PI 데이터시트(PDF) 143 Page - PMC-Sierra, Inc

PM7366-PI 데이터시트(HTML) 143 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL