UCS1002-3 datasheet(26/114 Pages) MICROCHIP

26 / 114 page

UCS1002-3

DS20006852A-page 26

 2023 Microchip Technology Inc. and its subsidiaries

5.1.1

OFF STATE OPERATION

The device is in the OFF state if VDD is less than

VDD_TH. When the UCS1002-3 is in the OFF state it

does nothing and all circuitry is disabled. Digital

respond to SMBus commands.

5.1.2

SLEEP STATE OPERATION

When the UCS1002-3 is in the Sleep state, the device

is in its lowest power state. The high-speed switch,

bypass switch, and the port power switch are disabled.

The Attach and Removal Detection feature is disabled.

VBUS is near ground potential. The ALERT# pin is not

asserted. If asserted prior to entering the Sleep state,

the ALERT# pin is released. The A_DET# pin is

released. SMBus activity is limited to single byte read

or write.

When in the Sleep state, the first data byte read from

the UCS1002-3 wakes the device; however, the data

to be read returns all ‘0’s and must be considered

invalid. This is dummy read byte is meant to wake the

UCS1002-3. Subsequent read or write bytes are

normally accepted. After the dummy read, the

UCS1002-3 is in a higher power state (see Figure 5-

6). After communication has not occurred for

tIDLE_SLEEP, the UCS will return to Sleep.

Figure 5-5 shows timing diagrams for waking the

UCS1002-3 via external pins. Figure 5-6 shows the

timing for waking the UCS1002-3 via SMBus.

FIGURE 5-5:

Wake Timing via External Pins.

FIGURE 5-6:

Wake via SMBus Read with S0 = ‘0’.

M1 or M2

Port power switch closed

(Active state)

tPIN_WAKE

Wake with M1 or M2 to Active State Data Pass-through Mode

(PWR_EN enabled, S0 = ‘0’, EM_EN = ‘0’, VS > VS_UVLO)

Bypass switch closed

(Detect state)

tPIN_WAKE

Wake with S0

(VS > VS_UVLO, M1 & M2 & EM_EN not all ‘0’ and not set to Data Pass-through)

0101_111

invalid dataN P

SMBus Read

0001_0000

0101_111

valid data N P

0001_0000

tIDLE_SLEEP

Sleep

Dummy read returns invalid data

and places device in temporary

Active state

Read returns valid data

0101_111

Power State

temporary Active state

(not all functionality available)

tSMB_WAKE

UCS1002-3 데이터시트(PDF) 26 Page - Microchip Technology

UCS1002-3 데이터시트(HTML) 26 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL