| 전자부품 데이터시트 검색엔진 |
|
UCS1002-3 데이터시트(PDF) 55 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
UCS1002-3 데이터시트(HTML) 55 Page - Microchip Technology |
|
55 / 114 page ![]() 2023 Microchip Technology Inc. and its subsidiaries DS20006852A-page 55 UCS1002-3 10.3.3 PIN STATUS REGISTER The Pin Status register reflects the current pin state of the external control pins and identifies the power state. These bits are linked to the X_SET bits (see Section 10.4.3 “Switch Configuration Register”). bit 1 LG2: Indicates that the portable device successfully performed a handshake with the Legacy 2 charger emulation profile and is charging. The high-speed switch is controlled via the HSW_DCE bit (see Section 10.4.5 “High-Speed Switch Configuration Register”). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 “Custom Current Limiting Behavior Configuration Register”). 1 = Handshake successful with the Legacy 2 charger emulation profile and charging. 0 = Not charging with Legacy 2 charger emulation profile. bit 0 LG1: Indicates that the portable device successfully performed a handshake with the Legacy 1 charger emulation profile and is charging. The high-speed switch is controlled via the HSW_DCE bit (see Section 10.4.5 “High-Speed Switch Configuration Register”). The port power switch current limiting mode is determined by the Custom current limiting behavior settings (see Section 10.14.2 “Custom Current Limiting Behavior Configuration Register”). 1 = Handshake successful with the Legacy 1 charger emulation profile and charging. 0 = Not charging with Legacy 1 charger emulation profile. REGISTER 10-6: PROFILE STATUS 2 REGISTER (ADDRESS 13h) (CONTINUED) REGISTER 10-7: PIN STATUS REGISTER (ADDRESS 14h) U-x R-0 R-0 R-0 R-0 R-0 R-0 R-0 — PWR_EN_PIN M2_PIN M1_PIN EM_EN_PIN SEL_PIN PWR_STATE[1:0] bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7 Unimplemented bit 6 PWR_EN_PIN: Reflects the PWR_EN control state. This bit is set and automatically cleared as the PWR_EN pin/PWR_ENS bit state changes. 1 = PWR_EN is Logic 1 0 = PWR_EN is Logic 0 bit 5 M2_PIN: Reflects the M2 pin state. This bit is set and automatically cleared as the M2 pin/M2_SET state changes. 1 = M2 is Logic 1 0 = M2 is Logic 0 bit 4 M1_PIN: Reflects the M1 pin state. This bit is set and automatically cleared as the M1 pin/M1_SET state changes. 1 = M1 is Logic 1 0 = M1 is Logic 0 bit 3 EM_EN_PIN: Reflects the EM_EN pin state. This bit is set and automatically cleared as the EM_EN pin/EM_EN_SET state changes. 1 = EM_EN is Logic 1 0 = EM_EN Logic 0 bit 2 SEL_PIN: Reflects the polarity settings determined by the SEL pin decode. This bit is set or automatically cleared upon device power-up as the SEL pin is decoded. 1 = The PWR_EN control is active-high 0 = The PWR_EN control is active-low |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |