C8051F360 datasheet(47/288 Pages) SILABS

47 / 288 page

Rev. 1.0

C8051F360/1/2/3/4/5/6/7/8/9

5. 10-Bit ADC (ADC0, C8051F360/1/2/6/7/8/9)

The ADC0 subsystem for the C8051F360/1/2/6/7/8/9 consists of two analog multiplexers (referred to col-

lectively as AMUX0) with 23 total input selections, and a 200 ksps, 10-bit successive-approximation-regis-

ter ADC with integrated track-and-hold and programmable window detector. The AMUX0, data conversion

modes, and window detector are all configurable under software control via the Special Function Registers

shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured

to measure P1.0-P3.4 (where available), the Temperature Sensor output, or VDD with respect to P1.0-

P3.4, VREF, or GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control reg-

ister (ADC0CN) is set to logic ‘1’. The ADC0 subsystem is in low power shutdown when this bit is logic ‘0’.

ADC0CF

10-Bit

SAR

ADC

ADC0CN

Timer 0 Overflow

Timer 2 Overflow

Timer 1 Overflow

Start

Conversion

000

AD0BUSY (W)

VDD

ADC0LTH

23-to-1

AMUX

AD0WINT

Temp

Sensor

23-to-1

AMUX

VDD

P1.0

P1.7

001

010

011

100

CNVSTR Input

Window

Compare

Logic

P2.0

P2.7

GND

P1.0

P1.7

P2.0

P2.7

P3.0

P3.4

101

Timer 3 Overflow

ADC0LTL

ADC0GTH ADC0GTL

AMX0P

AMX0N

P3.0

P3.4

P3.1-3.4 available on

C8051F360/1/6/8

(+)

(-)

VREF

P3.1-3.4 available on

C8051F360/1/6/8

P1.0-1.3 available on

C8051F361/2/6/7/8/9

P1.0-1.3 available on

C8051F361/2/6/7/8/9

Figure 5.1. ADC0 Functional Block Diagram

C8051F360 데이터시트(PDF) 47 Page - Silicon Laboratories

C8051F360 데이터시트(HTML) 47 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL