전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

C8051F360 데이터시트(PDF) 9 Page - Silicon Laboratories

부품명 C8051F360
상세설명  Mixed Signal ISP Flash MCU Family
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SILABS [Silicon Laboratories]
홈페이지  http://www.silabs.com
Logo SILABS - Silicon Laboratories

C8051F360 데이터시트(HTML) 9 Page - Silicon Laboratories

Back Button C8051F360 Datasheet HTML 5Page - Silicon Laboratories C8051F360 Datasheet HTML 6Page - Silicon Laboratories C8051F360 Datasheet HTML 7Page - Silicon Laboratories C8051F360 Datasheet HTML 8Page - Silicon Laboratories C8051F360 Datasheet HTML 9Page - Silicon Laboratories C8051F360 Datasheet HTML 10Page - Silicon Laboratories C8051F360 Datasheet HTML 11Page - Silicon Laboratories C8051F360 Datasheet HTML 12Page - Silicon Laboratories C8051F360 Datasheet HTML 13Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 288 page
background image
Rev. 1.0
9
C8051F360/1/2/3/4/5/6/7/8/9
Figure 8.2. Comparator1 Functional Block Diagram ............................................... 71
Figure 8.3. Comparator Hysteresis Plot .................................................................. 72
9. CIP-51 Microcontroller
Figure 9.1. CIP-51 Block Diagram .......................................................................... 81
Figure 9.2. Memory Map ......................................................................................... 86
Figure 9.3. SFR Page Stack .................................................................................... 89
Figure 9.4. SFR Page Stack While Using SFR Page 0x0F To Access OSCICN .... 90
Figure 9.5. SFR Page Stack After ADC0 Window Comparator Interrupt Occurs .... 91
Figure 9.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC0 ISR . 91
Figure 9.7. SFR Page Stack Upon Return From PCA Interrupt .............................. 92
Figure 9.8. SFR Page Stack Upon Return From ADC2 Window Interrupt .............. 93
10. Interrupt Handler
11. Multiply And Accumulate (MAC0)
Figure 11.1. MAC0 Block Diagram ........................................................................ 117
Figure 11.2. Integer Mode Data Representation ................................................... 118
Figure 11.3. Fractional Mode Data Representation ............................................... 118
Figure 11.4. MAC0 Pipeline ................................................................................... 119
12. Reset Sources
Figure 12.1. Reset Sources ................................................................................... 128
Figure 12.2. Power-On and VDD Monitor Reset Timing ....................................... 129
13. Flash Memory
Figure 13.1. Flash Program Memory Map ............................................................. 138
14. Branch Target Cache
Figure 14.1. Branch Target Cache Data Flow ....................................................... 145
Figure 14.2. Branch Target Cache Organization ................................................... 146
Figure 14.3. Cache Lock Operation ....................................................................... 148
15. External Data Memory Interface and On-Chip XRAM
Figure 15.1. Multiplexed Configuration Example ................................................... 157
Figure 15.2. Non-multiplexed Configuration Example ........................................... 158
Figure 15.3. EMIF Operating Modes ..................................................................... 159
Figure 15.4. Non-multiplexed 16-bit MOVX Timing ............................................... 162
Figure 15.5. Non-multiplexed 8-bit MOVX without Bank Select Timing ................ 163
Figure 15.6. Non-multiplexed 8-bit MOVX with Bank Select Timing ..................... 164
Figure 15.7. Multiplexed 16-bit MOVX Timing ....................................................... 165
Figure 15.8. Multiplexed 8-bit MOVX without Bank Select Timing ........................ 166
Figure 15.9. Multiplexed 8-bit MOVX with Bank Select Timing ............................. 167
16. Oscillators
Figure 16.1. Oscillator Diagram ............................................................................. 169
Figure 16.2. 32.768 kHz External Crystal Example ............................................... 176
Figure 16.3. PLL Block Diagram ............................................................................ 178
17. Port Input/Output
Figure 17.1. Port I/O Functional Block Diagram (Port 0 through Port 3) ............... 183
Figure 17.2. Port I/O Cell Block Diagram .............................................................. 184
Figure 17.3. Crossbar Priority Decoder with No Pins Skipped .............................. 185
Figure 17.4. Crossbar Priority Decoder with Port Pins Skipped ............................ 186



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com