| 전자부품 데이터시트 검색엔진 |
|
HYS72T512341HKP 데이터시트(PDF) 11 Page - Qimonda AG |
|
|
|||||||||||||||||||||||||||||
HYS72T512341HKP 데이터시트(HTML) 11 Page - Qimonda AG |
|
11 / 32 page ![]() Internet Data Sheet Rev. 1.0, 2006-12 11 11032006-VX0M-M6IH HYS72T512341H[H/J/K]P-[3.7/5]-B Registered DDR2 SDRAM Modules TABLE 6 Abbreviations for Buffer Type TABLE 7 Abbreviations for Pin Type Abbreviation Description SSTL Serial Stub Terminated Logic (SSTL_18) CMOS CMOS Levels OD Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR. Abbreviation Description I Standard input-only pin. Digital levels. O Output. Digital levels. I/O I/O is a bidirectional input/output signal. AI Input. Analog levels. PWR Power GND Ground NU Not Usable NC Not Connected |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |