전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8280 데이터시트(PDF) 391 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 391 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 387Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 388Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 389Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 390Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 391Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 392Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 393Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 394Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 395Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 391 / 1386 page
background image
PCI Bridge
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
9-83
9.12.3.4.6
Inbound Message Interrupt Mask Register (IMIMR)
This register contains the interrupt mask of the I2O, door bell, and message register events generated by
the PCI master. IMIMR should be accessed only from the 60x bus and only in agent mode. Accesses while
in host mode or from the PCI bus have undefined results.
Figure 9-78. Inbound Message Interrupt Mask Register (IMIMR)
Table 9-63 describes IMIMR fields.
4
MCI
R
Machine check interrupt. When set indicates that a machine check interrupt
condition has been generated by setting the Inbound doorbell register’s bit 31.
The interrupt is cleared by resetting the Inbound doorbell register’s bit 31.
3
IDI
R
Inbound doorbell interrupt. When set indicates that there is an Inbound
Doorbell interrupt.
2
—
R
Reserved, should be cleared.
1
IM1I
R/Write 1
to clear
Inbound message 1 interrupt. When set indicates that there is an Inbound
message 1 interrupt.
0
IM0I
R/Write 1
to clear
Inbound message 0 interrupt. When set indicates that there is an Inbound
message 0 interrupt.
31
16
Field
—
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x10486
15
9
8
7
6
54
3
2
10
Field
—
OFOIM IPOIM
—
IPQIM MCIM IDIM
—
IM1IM IM0IM
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x10484
Table 9-63. IMIMR Field Descriptions
Bits
Name
Description
31–9
—
Reserved, should be cleared.
8
OFOIM
Outbound free overflow interrupt mask
0 Outbound free overflow interrupt is allowed.
1 Outbound free overflow interrupt is masked.
7
IPOIM
Inbound post overflow interrupt mask
0 Inbound post overflow interrupt is allowed.
1 Inbound post overflow interrupt is masked.
Table 9-62. IMISR Field Descriptions (continued)
Bits
Name
Access
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com