전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8280 데이터시트(PDF) 642 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 642 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 638Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 639Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 640Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 641Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 642Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 643Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 644Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 645Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 646Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 642 / 1386 page
background image
Timers
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
18-4
Freescale Semiconductor
Table 18-1 describes TGCR1 fields.
01234567
Field
CAS2
—
STP2
RST2
GM1
—
STP1
RST1
Reset
0000_0000
R/W
R/W
Addr
0x10D80
Figure 18-3. Timer Global Configuration Register 1 (TGCR1)
Table 18-1. TGCR1 Field Descriptions
Bits
Name
Description
0
CAS2
Cascade timers.
0 Normal operation.
1 Timers 1 and 2 cascade to form a 32-bit timer.
1
—
Reserved, should be cleared.
2
STP 2
Stop timer.
0 Normal operation.
1 Reduce power consumption of the timer. This bit stops all clocks to the timer, except the clock
from the internal bus interface, which allows the user to read and write timer registers. The clocks
to the timer remain stopped until the user clears this bit or a hardware reset occurs.
3
RST2
Reset timer.
0 Reset the corresponding timer (a software reset is identical to an external reset).
1 Enable the corresponding timer if the STP bit is cleared.
4
GM1
Gate mode for TGATE1. This bit is valid only if the gate function is enabled in TMR1 or TMR2.
0 Restart gate mode. TGATE1 is used to enable/disable count. A falling TGATE1 enables and
restarts the count and a rising edge of TGATE1 disables the count.
1 Normal gate mode. This mode is the same as 0, except the falling edge of TGATE1 does not
restart the count value in TCN.
5
—
Reserved, should be cleared.
6
STP1
Stop timer.
0 Normal operation.
1 Reduce power consumption of the timer. This bit stops all clocks to the timer, except the clock
from the internal bus interface, which allows the user to read and write timer registers. The clocks
to the timer remain stopped until the user clears this bit or a hardware reset occurs.
7
RST1
Reset timer.
0 Reset the corresponding timer (a software reset is identical to an external reset).
1 Enable the corresponding timer if STP = 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com