MPC8280 datasheet(643/1386 Pages) FREESCALE

643 / 1386 page

Timers

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

18-5

The TGCR2 register is shown in Figure 18-4.

Table 18-2 describes TGCR2 fields.

18.2.3

Timer Mode Registers (TMR1–TMR4)

The four timer mode registers (TMR1–TMR4) are shown in Figure 18-5.

Erratic behavior may occur if TGCR1 and TGCR2 are not initialized before the TMRs. Only TGCR[RST]

can be modified at any time.

01234567

Field

CAS4

—

STP4

RST4

GM2

—

STP3

RST3

Reset

0000_0000

R/W

Addr

0x10D84

Figure 18-4. Timer Global Configuration Register 2 (TGCR2)

Table 18-2. TGCR2 Field Descriptions

Bit

Name

Description

CAS4

Cascade timers.

0 Normal operation.

1 Timers 3 and 4 cascades to form a 32-bit timer.

—

Reserved, should be cleared.

STP 4

Stop timer.

0 Normal operation.

1 Reduce power consumption of the timer. This bit stops all clocks to the timer, except the clock

from the internal bus interface, which allows the user to read and write timer registers. The clocks

to the timer remain stopped until the user clears this bit or a hardware reset occurs.

RST4

Reset timer.

0 Reset the corresponding timer (a software reset is identical to an external reset).

1 Enable the corresponding timer if the STP bit is cleared.

GM2

Gate mode for TGATE2. This bit is valid only if the gate function is enabled in TMR3 or TMR4.

0 Restart gate mode. TGATE2 is used to enable/disable the count. The falling edge of TGATE2

enables and restarts the count and the rising edge of TGATE2 disables the count.

1 Normal gate mode. This mode is the same as 0, except the falling edge of TGATE2 does not

restart the count value in TCN.

—

Reserved, should be cleared.

STP3

Stop timer.

0 Normal operation.

1 Reduce power consumption of the timer. This bit stops all clocks to the timer, however it is

possible to read the values while the clock is stopped. The clocks to the timer remain stopped

until the user clears this bit or a hardware reset occurs.

RST3

Reset timer.

0 Reset the corresponding timer (a software reset is identical to an external reset).

1 Enable the corresponding timer if STP = 0.

MPC8280 데이터시트(PDF) 643 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 643 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL