MPC8280 datasheet(646/1386 Pages) FREESCALE

전자부품 데이터시트 검색엔진

ALLDATASHEET.CO.KR

MPC8280 데이터시트(PDF) 646 Page - Freescale Semiconductor, Inc

부품명	MPC8280

상세설명	PowerQUICC??II Family Reference Manual

PDF	1386 Pages

Scroll/Zoom	100%

제조업체	FREESCALE [Freescale Semiconductor, Inc]

홈페이지	http://www.freescale.com

Logo

646 / 1386 page

Timers

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

18-8

Freescale Semiconductor

Writing ones clears event bits; writing zeros has no effect. Both event bits must be cleared before the timer

negates the interrupt.

Table 18-4 describes TER fields.

Field

—

REF

CAP

Reset

0x0000

Addr

0x10DB0 (TER1); 0x10DB2 (TER2); 0x10DB4 (TER3); 0x10DB6 (TER4)

Figure 18-9. Timer Event Registers (TER1–TER4)

Table 18-4. TER Field Descriptions

Bits

Name

Description

0–13

–

Reserved, should be cleared.

REF

Output reference event. The counter has reached the TRR value. TMR[ORI] is used to enable the

interrupt request caused by this event.

CAP

Capture event. The counter value has been latched into the TCR. TMR[CE] is used to enable

generation of this event.

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]
Alldatasheet는? \| 광고문의 \| 운영자에게 연락하기 \| 개인정보취급방침 \| 링크 투 데이터시트 \| 링크교환 \| 제조사별 검색 All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]

Family Site : ic2ic.com | icmetro.com