MPC8280 datasheet(698/1386 Pages) FREESCALE

698 / 1386 page

Serial Communications Controllers (SCCs)

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

20-18

Freescale Semiconductor

Figure 20-9. Output Delay from RTS Asserted for Synchronous Protocols

When RTS is asserted, if CTS is not already asserted, delays to the first data bit depend on when CTS is

asserted. Figure 20-10 shows that the delay between CTS and the data can be approximately 0.5 to 1 bit

times or no delay, depending on GSMR_H[CTSS].

Figure 20-10. Output Delay from CTS Asserted for Synchronous Protocols

If CTS is programmed to envelope data, negating it during frame transmission causes a CTS lost error.

Negating CTS forces RTS high and Tx data to become idle. If GSMR_H[CTSS] is zero, the SCC must

sample CTS before a CTS lost is recognized; otherwise, the negation of CTS immediately causes the CTS

lost condition. See Figure 20-11.

1. A frame includes opening and closing flags and syncs, if present in the protocol.

TCLK

TXD

Last Bit of Frame Data

First Bit of Frame Data

NOTE:

(Output)

RTS

(Output)

CTS

(Input)

1. GSMR_H[CTSS] = 0. CTSP is a don’t care.

TCLK

TXD

Last Bit of Frame Data

First Bit of Frame Data

NOTE:

CTS Sampled Low Here

1. GSMR_H[CTSS] = 1. CTSP is a don’t care.

TCLK

TXD

Last Bit of Frame Data

First Bit of Frame Data

NOTE:

(Output)

RTS

(Output)

CTS

(Input)

(Output)

RTS

(Output)

CTS

(Input)

MPC8280 데이터시트(PDF) 698 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 698 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL