TMPR4937 datasheet(110/552 Pages) TOSHIBA

부품명	TMPR4937

상세설명	64-Bit TX System RISC TX49 Family

PDF	552 Pages

Scroll/Zoom	100%

제조업체	TOSHIBA [Toshiba Semiconductor]

홈페이지	http://www.semicon.toshiba.co.jp/eng

Logo

110 / 552 page

Chapter 7 External Bus Controller

7-10

7.3.6.1

Normal Mode

When in this mode, the ACK*/Ready signal becomes an ACK* output when it is in the

ACK*/Ready Dynamic mode. The ACK*/Ready signal becomes High-Z when it is in the

ACK*/Ready Static mode.

Wait cycles are inserted according to the EBCCRn.PWT and EBCCRn.WT value at the access

cycle. The Wait cycle count is 0 – 0x3e (becomes the external ACK mode when set to

EBCCRn.PWT: WT = 0x3f).

Figure 7.3.1 Normal Mode

7.3.6.2

External ACK Mode

When in this mode, the ACK*/READY pin becomes ACK* input, and the cycle is ended by the

ACK* signal from an external device. ACK* input is internally synchronized. Refer to Section

“7.3.7.4 ACK* Input Timing” for more information regarding timing.

Figure 7.3.2 External ACK Mode

EBCCRn.PWT:WT=3

expresses indeterminate values

EBCCRn.SHWT=0

SYSCLK

CE*

ADDR [19:0]

OE*

DATA [31:0]

ACK*/READY (Output)

SYSCLK

CE*

ADDR [19:0]

OE*

DATA [31:0]

ACK*/READY(Input)

represents indeterminate values.

EBCCRn.SHWT=0

TMPR4937 데이터시트(PDF) 110 Page - Toshiba Semiconductor