전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADF4382ABCCZ 데이터시트(PDF) 39 Page - Analog Devices

부품명 ADF4382ABCCZ
상세설명  Microwave Wideband Synthesizer with Integrated VCO
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADF4382ABCCZ 데이터시트(HTML) 39 Page - Analog Devices

Back Button ADF4382ABCCZ Datasheet HTML 35Page - Analog Devices ADF4382ABCCZ Datasheet HTML 36Page - Analog Devices ADF4382ABCCZ Datasheet HTML 37Page - Analog Devices ADF4382ABCCZ Datasheet HTML 38Page - Analog Devices ADF4382ABCCZ Datasheet HTML 39Page - Analog Devices ADF4382ABCCZ Datasheet HTML 40Page - Analog Devices ADF4382ABCCZ Datasheet HTML 41Page - Analog Devices ADF4382ABCCZ Datasheet HTML 42Page - Analog Devices ADF4382ABCCZ Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 82 page
background image
Data Sheet
ADF4382A
APPLICATIONS INFORMATION
analog.com
Rev. A | 39 of 82
PHASE RESYNCHRONIZATION
Phase resynchronization is a feature that allows a consistent phase
on the RFOUT signal with respect to the input reference at each
output frequency, which is useful in applications requiring synchro-
nization of multiple ADF4382A devices. After multiple devices are
synchronized, any additional resynchronizing (for example, after a
frequency change) is not needed. When phase resynchronization
is used, the maximum value for MOD2WORDMAX is = 217 − 1 =
131071. Refer to Output Frequency section for MOD2WORDMAX
calculation
The following sequence is the phase resynchronization method
procedure:
1. Power up and initialize the ADF4382A devices.
2. Program all ADF4382A devices to the same frequency.
3. Perform an initial synchronization (timed synchronization or
EZSync).
4. Enable phase resynchronization mode by taking the following
steps:
a. Set DEL_MODE (Register 0x032, Bit 5) = 1.
b. Set EN_PHASE_RESYNC (Register 0x01E, Bit 7) = 1.
c. Set EN_REF_RST Register 0x01E , Bit 6) = 1.
d. Set EN_DRCLK (Register 0x02D, Bit 6) = 1.
e. Program the tRESYNC default to 100 μs by
tRESYNC= RESYNC_WAIT
fPFD
(53)
for fPFD = 250 MHz and tRESYNC = 25,000.
Note that when using fast power-up and initialization, manually
programmed VCO calibration settings mode, MUTE_NCLK must be
set to 1 when going from integer to fractional RF output frequencies
(or vice versa). In this case, phase resynchronization is maintained
each time MUTE_NCLK is set to 1 for a frequency change.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com