| 전자부품 데이터시트 검색엔진 |
|
ADF4382ABCCZ 데이터시트(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4382ABCCZ 데이터시트(HTML) 19 Page - Analog Devices |
|
19 / 82 page ![]() Data Sheet ADF4382A THEORY OF OPERATION analog.com Rev. A | 19 of 82 INTRODUCTION A PLL is a complex feedback system that can conceptually be con- sidered a frequency multiplier. The system multiplies the frequency input at REFP/REFN and outputs a higher frequency at RFOUTxP/ RFOUTxN. The PFD, charge pump, output divider, feedback divid- er, VCO, and external loop filter form a feedback loop to accurately control the output frequency (see Figure 42). When operating in integer mode, the reference divider or reference doubler sets the frequency resolution. When operating in fractional mode, the fractional-N divider sets the frequency resolution. Figure 42. PLL Loop Diagram |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |