전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM6680ATR 데이터시트(PDF) 28 Page - STMicroelectronics

부품명 PM6680ATR
상세설명  Dual synchronous step-down controller with adjustable output voltages plus LDO
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM6680ATR 데이터시트(HTML) 28 Page - STMicroelectronics

Back Button PM6680ATR Datasheet HTML 24Page - STMicroelectronics PM6680ATR Datasheet HTML 25Page - STMicroelectronics PM6680ATR Datasheet HTML 26Page - STMicroelectronics PM6680ATR Datasheet HTML 27Page - STMicroelectronics PM6680ATR Datasheet HTML 28Page - STMicroelectronics PM6680ATR Datasheet HTML 29Page - STMicroelectronics PM6680ATR Datasheet HTML 30Page - STMicroelectronics PM6680ATR Datasheet HTML 31Page - STMicroelectronics PM6680ATR Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 48 page
background image
Device description
PM6680A
28/48
7.11
Power up sequencing and operative modes
Let us consider SHDN, EN1 and EN2 low at the beginning. An external voltage is applied as
input voltage. The device is in shutdown mode.
When the SHDN pin voltage is above the shutdown device on threshold (1.5 V typ.), the
controller begins the power-up sequence. All the latched faults are cleared. LDO5
undervoltage control is blanked for 4 ms and the internal regulator LDO5 turns on. If the
LDO5 output is above the UVLO threshold after this time, the device enters in standby
mode. The switching outputs are kept to ground by turning on the low side MOSFETs.
When EN1 and EN2 pins are forced high the switching sections begin their soft start
sequence.
Table 8.
Operatives modes
Mode
Conditions
Description
Run
SHDN is high,
EN1/EN2 pins are high
Switching regulators are enabled; internal linear
regulators outputs are enabled.
Standby
Both EN1/EN2 pins are low
and SHDN pin is high
Internal Linear regulators active (LDO5 is always on).
In Standby mode LGATE1/LGATE2 pins are forced
high while HGATE1/HGATE2 pins are forced low.
Shutdown
SHDN is low
All circuits off.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com