STA335BW datasheet(31/54 Pages) STMICROELECTRONICS

31 / 54 page

STA335BW

31/54

5.6.3

Binary output mode clock loss detection

Detects loss of input MCLK in binary mode and will output 50% duty cycle.

5.6.4

LRCK double trigger protection

Actively prevents double trigger of LRCLK.

5.6.5

Auto EAPD on clock loss

When active, issues a power device power down signal (EAPD) on clock loss detection.

5.6.6

IC power down

The PWDN register is used to place the IC in a low-power state. When PWDN is written

as 0, the output begins a soft-mute. After the mute condition is reached, EAPD is asserted

to power down the power-stage, then the master clock to all internal hardware expect the

I2C block is gated. This places the IC in a very low power consumption state.

5.6.7

External amplifier power down

The EAPD register directly disables/enables the internal power circuitry.

When EAPD = 0, the internal power section is placed on a low-power state (disabled). This

Bit

R/W

RST

Name

Description

R/W

BCLE

Binary output mode clock loss detection enable

Bit

R/W

RST

Name

Description

R/W

LDTE

LRCLK double trigger protection enable

Bit

R/W

RST

Name

Description

R/W

ECLE

Auto EAPD on clock loss

Bit

R/W

RST

Name

Description

7R/W

PWDN

0 - IC power down low-power condition

1 - IC normal operation

Bit

R/W

RST

Name

Description

R/W

EAPD

0 – External power stage power down active

1 – Normal operation

STA335BW 데이터시트(PDF) 31 Page - STMicroelectronics

STA335BW 데이터시트(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

데이터시트 다운로드

링크 URL