CDCM1802

LVCMOS

IN

IN

VBB

R

dc

C

CT

C

AC

50 Q

CDCM1802

LVPECL

IN

IN

130 Q

130 Q

83 Q

83 Q

50 Q

50 Q

16

CDCM1802

SCAS759C – APRIL 2004 – REVISED JULY 2017

www.ti.com

Product Folder Links: CDCM1802

Submit Documentation Feedback

Copyright © 2004–2017, Texas Instruments Incorporated

Application Information (continued)

Figure 16. Recommended DC-Coupling LVPECL Receiver Input Termination

9.1.2 LVCMOS Receiver Input Termination

NOTE: CAC − AC-coupling capacitor (for example, 10 nF)

CCT − Capacitor keeps voltage at IN constant (for example, 10 nF)

Rdc − Load and correct duty cycle (for example, 50 Ω)

VBB − Bias voltage output

Figure 17. Typical Application Setting for Single-Ended Input Signals Driving the CDCM1802