| 전자부품 데이터시트 검색엔진 |
|
L9800 데이터시트(PDF) 19 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9800 데이터시트(HTML) 19 Page - STMicroelectronics |
|
19 / 55 page ![]() Figure 11. Scenario 7 power-up tSLEEP2IDLE VDDIO VBATT IDLE POR V3V3 V1V2 t V Scenario 7: power-up by VDDIO without VBATT (0 V) in sleep to idle transition. VDDIO is applied in its operative range (3 V to 5.5 V). IDLE is set to high and the POR signal is released in tSLEEP2IDLE (about 10 μs). Figure 12. Scenario 8 power-up V 10 μs VDDIO VBATT IN0 POR V3V3 V1V2 OUT2D t Scenario 8: power-up by VDDIO without VBATT (0 V) in sleep to limp-home transition. VDDIO is applied in its operative range (3 V to 5.5 V). IN0 (or IN1) is set to high; the POR signal is released after 10 μs but OUT2D does not turn on. 6.1.2 Sleep mode In sleep mode, the outputs of L9800 are OFF and the SPI registers are reset to default values. The current consumption is reduced to the IVDDIO(SLEEP) and IVBATT(SLEEP). Refer to the parameters IVDDIO(SLEEP) and IVBATT(SLEEP) in the Table 11. Power supply. 6.1.3 Idle mode In idle mode, the current consumption of the device reaches the parameters IVDDIO(IDLE) and IVBATT(IDLE).The on diagnosis functions are available only in read mode. During idle mode the output channels are disabled. The SPI communication is properly working, when the VDDIO is present. In idle mode DIAG_OVC_OVT bits are not clearable. L9800 Power supply DS14041 - Rev 2 page 19/55 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |