| 전자부품 데이터시트 검색엔진 |
|
L9300 데이터시트(PDF) 126 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9300 데이터시트(HTML) 126 Page - STMicroelectronics |
|
126 / 178 page ![]() 16.3.4 Q&A watchdog registers Table 60. Q&A watchdog registers address mapping Register description Register name Q&A Seed/Answer WDG2SEEDANS Q&A Status WDG2STATUS Q&A Answer Timing WDG2ANSTMG Q&A Request Timing WDG2RQTMG Q&A Configuration WDG2PGM Q&A Write Unlock WDG2UNLOCK WDG2SEEDANS Q&A Seed/Answer 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 R RW RW Address: GLOBAL_BaseAddress + 0xE Type: RW Reset: 0b0000 0000 0000 0000 0000 0000 Description: Register behaves differently when read or written. It contains seed value sent to the micro to be used for Answer elaboration in read mode. It contains Answer word in write mode [19:16] unused If Bit 31 = 0 ==> Read operation [15:8] unused [7:0] Seed: Current value of the seed sent to the microcontroller to be used for the Answer elaboration Reset events: VB_UV, GND_LOSS, POR If Bit 31 = 1 ==> Write operation [15:8] Answer HIGH: Higher part of the answer obtained as described on Section 14: Q&A Watchdog Reset events: VB_UV, GND_LOSS, POR [7:0] Answer LOW: Lower part of the answer obtained as described on Section 14: Q&A Watchdog Reset events: VB_UV, GND_LOSS, POR L9300 SPI interface and register mapping DS12258 - Rev 5 page 126/178 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |