전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L9663 데이터시트(PDF) 84 Page - STMicroelectronics

부품명 L9663
상세설명  Automotive PSI5 Transceiver IC
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9663 데이터시트(HTML) 84 Page - STMicroelectronics

Back Button L9663 Datasheet HTML 80Page - STMicroelectronics L9663 Datasheet HTML 81Page - STMicroelectronics L9663 Datasheet HTML 82Page - STMicroelectronics L9663 Datasheet HTML 83Page - STMicroelectronics L9663 Datasheet HTML 84Page - STMicroelectronics L9663 Datasheet HTML 85Page - STMicroelectronics L9663 Datasheet HTML 86Page - STMicroelectronics L9663 Datasheet HTML 87Page - STMicroelectronics L9663 Datasheet HTML 88Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 106 page
background image
Communication interface
L9663
84/106
DS11401 Rev 6
5.2.3
Frame definition
Global status bits (standard mode)
Global status bits (address multiplexing mode)
Type: R
The global status bits are shifted out on the MISO line on every SPI access. They provide
information about the current device status.
5.2.4
Communication frames
In the following frames, all fields are written with MSB at left side and 'X' represents a "don't
care" value.
The bit RW is used to select the operation type on the internal register: read (RW=0), write
(RW=1).
CRC on MOSI is calculated over bits 31:5, with "000" appended after LSB.
CRC on MISO instead, depends on the setting of GCR1[1]:
a)
CRC calculated from the sensor.
b)
CRC calculated over MISO bits 26:3, with "000" appended after LSB.
31
30
29
28
27
26
SPIE
FSR1
FSR2
RSTB
PROG
GSB
31
30
29
28
27
26
-
-
-
RSTB
PROG
GSB
Bit Description
[31] SPIE: SPI error
The SPIE bit is a logical OR combination of errors related to wrong SPI communication (wrong
SCLK count, wrong CRC, wrong SPI operation). It is also reported as SR1[12] bit and it is
automatically cleared when this register is read.
[30] FSR1: Fault status register 1 flag
The FSR1 bit is set to '1' if at least one of the bits SR1[11:0] is active.
[29] FSR2: Fault status register 2 flag
The FSR2 bit is set to '1' if at least one of the bits SR2[14:8] or SR2[6:0] is active.
[28] RSTB: Reset bit
The RSTB bit indicates a device reset (POR, RESETN or SW_RESET). In case this bit is set,
all internal Control Registers are set to their default values and kept in that state until the bit is
cleared after a read access on SR3 register and the fault is not present anymore.
[27] PROG: End of programming
The EOP bit indicates the end of the device programming phase (PROG registers).
[26] GSB: Global Status Bit
The GSB bit is a logical OR combination of Bit 31 to Bit 27 and buffer empty error bit. This
stands also for address multiplexing mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com