| 전자부품 데이터시트 검색엔진 |
|
L9924L 데이터시트(PDF) 44 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9924L 데이터시트(HTML) 44 Page - STMicroelectronics |
|
44 / 84 page ![]() Electrical specifications L9924L 44/84 DocID028840 Rev 3 Charge pump must be switched on only in high side configurations because: a charge pump in off-state (default) asserts a charge pump low output fault condition the charge pump low output fault disables GATE pin driver (i.e. Field Power MOS is kept off) Charge pump can be kept switched off in low side configurations. The charge pump generator tail current ICP,TAIL can be selected via SPI register 0x03 among the following typical values: 128 mA (Default) 77 mA 96 mA 45 mA 4.3.20 5-V (VDD) voltage regulator The device contains a fully protected low drop voltage regulator designed for fast transient response. The voltage regulator provides a 5-V stable VDD supply voltage at VDD/VDD_CAP pins and up to 50 mA continuous load current to supply the µC. In addition the 5-V regulator drives the internal 5-V loads as I/O structures. The VDD voltage regulator is protected against overload and over-temperature. The output voltage precision is ±2% (incl. temperature drift and line-/load regulation) for the whole output current operating range; the output voltage is stable for ceramic load capacitors greater than CVDD= 680 nF (typ. ±10%) close to the device VDD_CAP pin. 4fCP Charge pump oscillator clock frequency No wobbling 800 kHz 5tCP,LOW Charge-pump-low filter time Digital filter time 10 μs 6ICP,TAIL Charge pump tail current Reg(0x03<13:12>) = b00 → 128mA (default) 45 128 mA Table 28. Charge pump output electrical characteristics (continued) # Symbol Parameter Test condition Min. Typ. Max. Unit Table 29. 5-V (VDD) voltage regulator electrical characteristics # Symbol Parameter Test condition Min. Typ. Max. Unit 1VDD Output voltage V(A+/B+) > 6V -50 mA ≤ I(VDD_CAP) ≤ 0 mA -5.0 - V 2 εVDD Output voltage tolerance V(A+/B+) > 6 V -50 mA ≤ I(VDD_CAP) ≤ 0 mA -3.8 - +3.8 % 3CVDD Compensation capacitor CVDD to be connected as close as possible to VDD_CAP pin 612 680 1000 nF 4IVDD Output current Max continuous load current -50 - - mA 5IVDDinrush Inrush current capability V(A+/B+) > 6 V V(VDD_CAP) > VRTL -50 - - mA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |