DP83867CS datasheet(61/129 Pages) TI2

61 / 129 page

7.6.16 MII Interrupt Control Register (MICR)

This register implements the Interrupt PHY Specific Control register. The individual interrupt events must be

enabled by setting bits in the MII Interrupt Control Register (MICR). If the corresponding enable bit in the register

is set, an interrupt is generated if the event occurs.

Table 7-26. MII Interrupt Control Register (MICR), Address 0x0012

BIT

BIT NAME

DEFAULT

DESCRIPTION

AUTONEG_ERR_INT_EN

0, RW

Enable Auto-Negotiation Error Interrupt:

1 = Enable Auto-Negotiation Error interrupt.

0 = Disable Auto-Negotiation Error interrupt.

SPEED_CHNG_INT_EN

0, RW

Enable Speed Change Interrupt:

1 = Enable Speed Change interrupt.

0 = Disable Speed Change interrupt.

DUPLEX_MODE_CHNG_INT_E

0, RW

Enable Duplex Mode Change Interrupt:

1 = Enable Duplex Mode Change interrupt.

0 = Disable Duplex Mode Change interrupt.

PAGE_RECEIVED_INT_EN

0, RW

Enable Page Received Interrupt:

1 = Enable Page Received Interrupt.

0 = Disable Page Received Interrupt.

AUTONEG_COMP_INT_EN

0, RW

Enable Auto-Negotiation Complete Interrupt:

1 = Enable Auto-Negotiation Complete Interrupt.

0 = Disable Auto-Negotiation Complete Interrupt.

LINK_STATUS_CHNG_INT_EN

0, RW

Enable Link Status Change Interrupt:

1 = Enable Link Status Change interrupt.

0 = Disable Link Status Change interrupt.

RESERVED

0, RO

RESERVED

FALSE_CARRIER_INT_EN

0, RW

Enable False Carrier Interrupt:

1 = Enable False Carrier interrupt.

0 = Disable False Carrier interrupt.

RESERVED

0, RO

RESERVED

MDI_CROSSOVER_CHNG_INT_

0, RW

Enable MDI Crossover Change Interrupt:

1 = Enable MDI Crossover Change interrupt.

0 = Disable MDI Crossover Change interrupt.

SPEED_OPT_EVENT_INT_EN

0, RW

Enable Speed Optimization Event Interrupt:

1 = Enable Speed Optimization Event Interrupt.

0 = Disable Speed Optimization Event Interrupt.

SLEEP_MODE_CHNG_INT_EN

0, RW

Enable Sleep Mode Change Interrupt:

1 = Enable Sleep Mode Change Interrupt.

0 = Disable Sleep Mode Change Interrupt.

WOL_INT_EN

0, RW

Enable Wake-on-LAN Interrupt:

1 = Enable Wake-on-LAN Interrupt.

0 = Disable Wake-on-LAN Interrupt.

www.ti.com

DP83867CS, DP83867IS, DP83867E

SNLS504F – OCTOBER 2015 – REVISED JANUARY 2025

Submit Document Feedback

Product Folder Links: DP83867CS DP83867IS DP83867E

DP83867CS 데이터시트(PDF) 61 Page - Texas Instruments

DP83867CS 데이터시트(HTML) 61 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL