| 전자부품 데이터시트 검색엔진 |
|
DM505LRBABF 데이터시트(PDF) 114 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DM505LRBABF 데이터시트(HTML) 114 Page - Texas Instruments |
|
114 / 295 page ![]() 114 DM505 SPRS976E – NOVEMBER 2016 – REVISED MAY 2018 www.ti.com Submit Documentation Feedback Specifications Copyright © 2016–2018, Texas Instruments Incorporated The DPLL has three output clocks (namely CLKOUT, CLKOUTX2, and CLKOUTHIF). CLKOUT and CLKOUTX2 run at the bypass frequency whenever the DPLL enters a bypass mode. Both of them are generated from the lock frequency divided by a post-divider (namely M2 post-divider). The third clock, CLKOUTHIF, has no automatic bypass capability. It is an output of a post-divider (M3 post-divider) with the input clock selectable between the internal lock clock (Fdpll) and CLKINPHIF input of the PLL through an asynchronous multplexing. For more information, see the Power, Reset, and Clock Management chapter of the Device TRM. Table 5-25 summarizes DPLL type described in Section 5.9.4.3, DPLLs, DLLs Specifications. Table 5-25. DPLL Control DPLL NAME CONTROLLED BY PRCM DPLL_CORE Yes(1) DPLL_EVE_VID_DSP Yes(1) DPLL_GMAC_DSP Yes(1) DPLL_PER Yes(1) DPLL_DDR Yes(1) (1) DPLL is in the always-on domain. Table 5-26 and summarize the DPLL characteristics and assume testing over recommended operating conditions. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |