| 전자부품 데이터시트 검색엔진 |
|
IMXRT1160AXEC 데이터시트(PDF) 62 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMXRT1160AXEC 데이터시트(HTML) 62 Page - NXP Semiconductors |
|
62 / 130 page ![]() i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products, Rev. 4, 06/2025 62 NXP Semiconductors Electrical characteristics Figure 17 shows the output timing in ASYNC mode. Figure 17. SEMC output timing in ASYNC mode 4.5.1.1.2 SEMC output timing in SYNC mode Table 48 shows SEMC output timing in SYNC mode. Figure 18 shows the output timing in SYNC mode. 4 WE# low time is configurable by SEMC_*CR0.WEL. WEL field setting value is 0x0 in above table. When WEL is set with value N, TWEL min time should be ((N + 1) x TCK - 1). See the i.MX RT1160 Reference Manual (IMXRT1160RM) for more detail about SEMC_*CR0.WEL register field. Table 48. SEMC output timing in SYNC mode Symbol Parameter Min. Max. Unit Comment Frequency of operation — 200 MHz — TCK Internal clock period 5 — ns — TDVO Data output valid time — 0.6 ns These timing parameters apply to Address/Data/DM/CKE/control signals with SEMC_CLK for SDRAM. TDHO Data output hold time -0.7 — ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |