 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PCI11010C 데이터시트(PDF) 29 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PCI11010C 데이터시트(HTML) 29 Page - Microchip Technology |
|
|
29 / 46 page  2025 Microchip Technology Inc. and its subsidiaries DS00006232A-page 29 PCI11010C SPI_CTRL1_DO SPI Controller 1 Data Out This is the data out for the SPI port when configured for SPI operation (MOSI). SPI_CTRL1_DI SPI Controller 1 Data In This is the SPI data in to the controller from the SPI controller (MISO). This pin must have a weak pull-down applied at all times to prevent floating if configured for SPI opera- tion. SPI_CTRL1_CE0_N SPI Controller 1 Chip Enable 0 This is an active low SPI chip enable output 0. If the SPI interface is enabled, this pin must be pulled high in power-down states. SPI_CTRL1_CE1_N SPI Controller 1 Chip Enable 1 This is an active low SPI chip enable output 1. If the SPI interface is enabled, this pin must be pulled high in power-down states. SPI_CTRL1_CE2_N SPI Controller 1 Chip Enable 2 This is an active low SPI chip enable output 2. If the SPI interface is enabled, this pin must be pulled high in power-down states. SPI_CTRL1_CE3_N SPI Controller 1 Chip Enable 3 This is an active low SPI chip enable output 3. If the SPI interface is enabled, this pin must be pulled high in power-down states. SPI_CTRL1_CE4_N SPI Controller 1 Chip Enable 4 This is an active low SPI chip enable output 4. If the SPI interface is enabled, this pin must be pulled high in power-down states. SPI_CTRL1_CE5_N SPI Controller 1 Chip Enable 5 This is an active low SPI chip enable output 5. If the SPI interface is enabled, this pin must be pulled high in power-down states. SPI_CTRL1_CE6_N SPI Controller 1 Chip Enable 6 This is an active low SPI chip enable output 6. If the SPI interface is enabled, this pin must be pulled high in power-down states. SPI_CTRL1_ALERT_N SPI Peripheral Alert Active low SPI chip input. This pin enables a Debouncer (DB). SMBus Controller Functions SMBUS_CTLR_SCL SMBus Controller 1 MHz Clock SMBUS_CTLR_SDA SMBus Controller Data This pin enables an internal pull-down (PD). TABLE 3-4: PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED) Programmable Function Description |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
