| 전자부품 데이터시트 검색엔진 |
|
M36DR232 데이터시트(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M36DR232 데이터시트(HTML) 6 Page - STMicroelectronics |
|
6 / 46 page ![]() M36D232A, M36DR232B 6/46 Table 3. Main Operation Modes Note: X = VIL or VIH,VPPFH =12V ± 5%. 1. If UBS and LBS are tied together the bus is at 16 bit. For an 8 bit bus configuration use UBS and LBS separately. Operation Mode EF GF WF RPF WPF VPPF E1S E2S GS WS UBS,LBS (1) DQ15-DQ0 Read VIL VIL VIH VIH X Don't care SRAM must be disabled Data Output Write VIL VIH VIL VIH VIH VCCF or VPPFH SRAM must be disabled Data Input Block Locking VIL XX VIH VIL Don't care SRAM must be disabled X Standby VIH XX VIH X Don't care Any SRAM mode is allowable Hi-Z Reset X X X VIL X Don't care Any SRAM mode is allowable Hi-Z Output Disable VIL VIH VIH VIH X Don't care Any SRAM mode is allowable Hi-Z Read Flash must be disabled VIL VIH VIL VIH VIL Data out Word Read Write Flash must be disabled VIL VIH VIH VIL VIL Data in Word Write Standby/ Power Down Any Flash mode is allowable VIH XXX X Hi-Z X VIL X X X Hi-Z XXXX VIH Hi-Z Data Retention Any Flash mode is allowable VIH XXX X Hi-Z X VIL X X X Hi-Z XXXX VIH Hi-Z Output Disable Any Flash mode is allowable VIL VIH VIH VIH X Hi-Z |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |