 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MPC8313E 데이터시트(PDF) 18 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8313E 데이터시트(HTML) 18 Page - Freescale Semiconductor, Inc |
|
|
18 / 92 page  MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 1 18 Freescale Semiconductor DDR and DDR2 SDRAM 6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications At recommended operating conditions. Parameter Symbol 1 Min Max Unit Notes MCK[n] cycle time, MCK[n]/MCK[n] crossing tMCK 610 ns 2 ADDR/CMD output setup with respect to MCK tDDKHAS ns 3 333 MHz 2.1 — 266 MHz 2.5 — ADDR/CMD output hold with respect to MCK tDDKHAX ns 3 333 MHz 2.40 — 266 MHz 3.15 — MCS[n] output setup with respect to MCK tDDKHCS ns 3 333 MHz 2.40 — 266 MHz 3.15 — MCS[n] output hold with respect to MCK tDDKHCX ns 3 333 MHz 2.40 — 266 MHz 3.15 — MCK to MDQS Skew tDDKHMH –0.6 0.6 ns 4 MDQ//MDM output setup with respect to MDQS tDDKHDS, tDDKLDS ps 5 333 MHz 800 — 266 MHz 900 — MDQ//MDM output hold with respect to MDQS tDDKHDX, tDDKLDX ps 5 333 MHz 900 — 266 MHz 1100 — |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
