전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AS89010 데이터시트(PDF) 13 Page - ams-OSRAM AG

부품명 AS89010
상세설명  16 bit 4-channel analog-to-digital converter (ADC) with I2C control/output
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSOSRAM [ams-OSRAM AG]
홈페이지  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS89010 데이터시트(HTML) 13 Page - ams-OSRAM AG

Back Button AS89010 Datasheet HTML 9Page - ams-OSRAM AG AS89010 Datasheet HTML 10Page - ams-OSRAM AG AS89010 Datasheet HTML 11Page - ams-OSRAM AG AS89010 Datasheet HTML 12Page - ams-OSRAM AG AS89010 Datasheet HTML 13Page - ams-OSRAM AG AS89010 Datasheet HTML 14Page - ams-OSRAM AG AS89010 Datasheet HTML 15Page - ams-OSRAM AG AS89010 Datasheet HTML 16Page - ams-OSRAM AG AS89010 Datasheet HTML 17Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 43 page
background image
ams.com
db12348e_V3.11_preliminary_2017-07-06
Page 11 of 41
AS89010
V3.11
Figure 7: SYNS Mode timing11
idle or
standby
idle or
standby
conversion
data
fetch
conversion
SYN
OUT0..OUT3
STATE
I²C
activity
data
fetch
READY
TINT
5.1.4 Synchronous Measurement Start and Stop Mode (SYND Mode)
The start and the stop of the measurement are completely controlled by the SYN signal. When the device
is in the idle or Standby state the first coming falling edge starts the measurement. Each following falling
edge of SYN, which occurs within the conversion, can stop or continue the measurement. The content of
EDGES register determines which edge is the stopping one. This means that the measurement will not stop
until a certain number of falling edges passed within the conversion time. This certain number of edges is
represented by a value of register EDGES (see Figure 8 and Figure 9). For further details see also Figure
22.
Figure 8: SYND Mode timing, register EDGES = 1
idle or
standby
idle or
standby
conversion
data
fetch
conversion
SYN
OUT0..OUT3
STATE
I²C
activity
data
fetch
READY
TINT
start edge
stop edge
0
1
0
1
Figure 9: SYND Mode timing, register EDGES > 1
conversion
idle or
standby
data
fetch
conversion
SYN
OUT0..OUT3
STATE
I²C
activity
READY
TINT
start edge
stop edge
0
1
EDGES-1
EDGES
0
1
Data fetch should be performed between the rising edge of READY signal and the next falling edge of SYN
in order to allow distortion free measurement.
11 Dash lines indicate variable conditions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com