전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

R7KA8M2AFDCAM 데이터시트(PDF) 215 Page - Renesas Technology Corp

부품명 R7KA8M2AFDCAM
상세설명  Renesas Microcontrollers
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R7KA8M2AFDCAM 데이터시트(HTML) 215 Page - Renesas Technology Corp

Back Button R7KA8M2AFDCAM Datasheet HTML 211Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 212Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 213Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 214Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 215Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 216Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 217Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 218Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 219Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 215 / 295 page
background image
Table 2.81
ESWM timing (GMII)
Conditions:
1. Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: ETn_MDC, ETn_MDIO.
2. The drive capacity selection and voltage range for pins other than ETn_MDC, ETn_MDIO.
● GMII use at 2.5 V: RGMII 2.50V drive select, VCC = 2.3 to 2.7
● GMII use at 3.3 V: RGMII 3.30V drive select, VCC = 3.0 to 3.6
Parameter
Symbol
VCC
Min
Max
Unit
Test
conditions
ESWM (GMII) ETn_GTX_CLK Frequency
tFREQ
2.30 V to 3.60
V
125 - 100 ppm 125 + 100
ppm
MHz
Figure 2.115
Figure 2.116
ETn_GTX_CLK Period
tPERIOD
7.5
8.5
ns
ETn_RX_CLK Period
tPERIOD
7.5
—
ns
ETn_GTX_CLK, ETn_RX_CLK
Time High
tHIGH
2.5
—
ns
ETn_GTX_CLK, ETn_RX_CLK
Time Low
tLOW
2.5
—
ns
ETn_GTX_CLK, ETn_RX_CLK
Rise Time
tR
—
1
ns
ETn_GTX_CLK, ETn_RX_CLK
Fall Time
tF
—
1
ns
Magnitude of ETn_GTX_CLK,
ETn_RX_CLK Slew Rate
(rising)*1
—
0.6
—
V/ns
Magnitude of ETn_GTX_CLK,
ETn_RX_CLK Slew Rate
(falling)*1
—
0.6
—
V/ns
ETn_TXD, ETn_TX_EN,
ETn_TX_ER Setup to
↑ETn_GTX_CLK and
ETn_RXD, ETn_RX_DV,
ETn_RX_ER Setup to ↑
ETn_RX_CLK
tSETUP
2.5
—
ns
ETn_TXD, ETn_TX_EN,
ETn_TX_ER Hold from
↑ ETn_GTX_CLK and
ETn_RXD, ETn_RX_DV,
ETn_RX_ER Hold from ↑
ETn_RX_CLK
tHOLD
0.5
—
ns
ETn_TXD, ETn_TX_EN,
ETn_TX_ER Setup to
↑ ETn_GTX_CLK and
ETn_RXD, ETn_RX_DV,
ETn_RX_ER Setup to ↑
ETn_RX_CLK
tSETUP(RCVR)
2
—
ns
TXD, TX_EN, TX_ER,
ETn_TX_ER Hold from ↑
GTX_CLK and RXD, RX_DV,
RX_ER Hold from ↑ RX_CLK
tHOLD(RCVR)
0
—
ns
Note 1. Clock Skew rate is the instantaneous rate of change of the clock potential with respect to time (dV/dt), not an average value
over the entire rise or fall time interval. Conformance with this specification guarantees that the clock signals will rise and fall
monotonically through the switching region.
RA8M2 Datasheet
2. Electrical Characteristics
R01DS0438EJ0130 Rev.1.30
Feb 27, 2026
Page 215 of 295



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com